DE1811277C3 - Verfahren zum Herstellen von p-dotierten Zonen mit unterschiedlichen Eindringtiefen in einer n-Silicium-Schicht - Google Patents

Verfahren zum Herstellen von p-dotierten Zonen mit unterschiedlichen Eindringtiefen in einer n-Silicium-Schicht

Info

Publication number
DE1811277C3
DE1811277C3 DE1811277A DE1811277A DE1811277C3 DE 1811277 C3 DE1811277 C3 DE 1811277C3 DE 1811277 A DE1811277 A DE 1811277A DE 1811277 A DE1811277 A DE 1811277A DE 1811277 C3 DE1811277 C3 DE 1811277C3
Authority
DE
Germany
Prior art keywords
layer
boron oxide
silicon layer
glass layer
doped zones
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE1811277A
Other languages
German (de)
English (en)
Other versions
DE1811277B2 (de
DE1811277A1 (de
Inventor
Wolfgang Dipl.-Phys. Dr. 8011 Vaterstetten Mueller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to DE1811277A priority Critical patent/DE1811277C3/de
Priority to NL6914784A priority patent/NL6914784A/xx
Priority to AT1099969A priority patent/AT320030B/de
Priority to FR6940726A priority patent/FR2024352B1/fr
Priority to GB1232727D priority patent/GB1232727A/en
Priority to JP44094361A priority patent/JPS4826662B1/ja
Priority to CH1762069A priority patent/CH508275A/de
Priority to SE16362/69A priority patent/SE344385B/xx
Publication of DE1811277A1 publication Critical patent/DE1811277A1/de
Publication of DE1811277B2 publication Critical patent/DE1811277B2/de
Application granted granted Critical
Publication of DE1811277C3 publication Critical patent/DE1811277C3/de
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/02129Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251Diffusion into or out of group IV semiconductors
    • H01L21/2254Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • H01L21/2255Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer comprising oxides only, e.g. P2O5, PSG, H3BO3, doped oxides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00Subject matter not provided for in other groups of this subclass

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Thin Film Transistor (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Formation Of Insulating Films (AREA)
DE1811277A 1968-11-27 1968-11-27 Verfahren zum Herstellen von p-dotierten Zonen mit unterschiedlichen Eindringtiefen in einer n-Silicium-Schicht Expired DE1811277C3 (de)

Priority Applications (8)

Application Number Priority Date Filing Date Title
DE1811277A DE1811277C3 (de) 1968-11-27 1968-11-27 Verfahren zum Herstellen von p-dotierten Zonen mit unterschiedlichen Eindringtiefen in einer n-Silicium-Schicht
NL6914784A NL6914784A (enrdf_load_stackoverflow) 1968-11-27 1969-09-30
AT1099969A AT320030B (de) 1968-11-27 1969-11-25 Verfahren zum Herstellen von Feldeffekttransistoren mit p-dotierten Zonen mit unterschiedlichen Eindringtiefen in Silizium
GB1232727D GB1232727A (enrdf_load_stackoverflow) 1968-11-27 1969-11-26
FR6940726A FR2024352B1 (enrdf_load_stackoverflow) 1968-11-27 1969-11-26
JP44094361A JPS4826662B1 (enrdf_load_stackoverflow) 1968-11-27 1969-11-26
CH1762069A CH508275A (de) 1968-11-27 1969-11-26 Verfahren zum Herstellen von p-dotierten Zonen mit unterschiedlichen Eindringtiefen in einem Siliciumhalbleiterkörper
SE16362/69A SE344385B (enrdf_load_stackoverflow) 1968-11-27 1969-11-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE1811277A DE1811277C3 (de) 1968-11-27 1968-11-27 Verfahren zum Herstellen von p-dotierten Zonen mit unterschiedlichen Eindringtiefen in einer n-Silicium-Schicht

Publications (3)

Publication Number Publication Date
DE1811277A1 DE1811277A1 (de) 1970-06-18
DE1811277B2 DE1811277B2 (de) 1977-09-08
DE1811277C3 true DE1811277C3 (de) 1978-06-08

Family

ID=5714504

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1811277A Expired DE1811277C3 (de) 1968-11-27 1968-11-27 Verfahren zum Herstellen von p-dotierten Zonen mit unterschiedlichen Eindringtiefen in einer n-Silicium-Schicht

Country Status (8)

Country Link
JP (1) JPS4826662B1 (enrdf_load_stackoverflow)
AT (1) AT320030B (enrdf_load_stackoverflow)
CH (1) CH508275A (enrdf_load_stackoverflow)
DE (1) DE1811277C3 (enrdf_load_stackoverflow)
FR (1) FR2024352B1 (enrdf_load_stackoverflow)
GB (1) GB1232727A (enrdf_load_stackoverflow)
NL (1) NL6914784A (enrdf_load_stackoverflow)
SE (1) SE344385B (enrdf_load_stackoverflow)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2092730A1 (en) * 1970-06-12 1972-01-28 Radiotechnique Compelec Boron diffusion in silicon - from diborane, oxygen nitrogen mixtures
JPS51127564U (enrdf_load_stackoverflow) * 1975-04-09 1976-10-15
US4099997A (en) * 1976-06-21 1978-07-11 Rca Corporation Method of fabricating a semiconductor device
NL8006668A (nl) * 1980-12-09 1982-07-01 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting.
DE102009041546A1 (de) * 2009-03-27 2010-10-14 Bosch Solar Energy Ag Verfahren zur Herstellung von Solarzellen mit selektivem Emitter

Also Published As

Publication number Publication date
DE1811277B2 (de) 1977-09-08
JPS4826662B1 (enrdf_load_stackoverflow) 1973-08-14
CH508275A (de) 1971-05-31
SE344385B (enrdf_load_stackoverflow) 1972-04-10
DE1811277A1 (de) 1970-06-18
GB1232727A (enrdf_load_stackoverflow) 1971-05-19
FR2024352A1 (enrdf_load_stackoverflow) 1970-08-28
NL6914784A (enrdf_load_stackoverflow) 1970-05-29
AT320030B (de) 1975-01-27
FR2024352B1 (enrdf_load_stackoverflow) 1974-05-03

Similar Documents

Publication Publication Date Title
DE3789894T2 (de) MOS-Feldeffekttransistor und dessen Herstellungsmethode.
EP0029548B1 (de) Verfahren zum Herstellen eines Bipolartransistors
DE2618733C2 (de) Halbleiterbauelement
DE2462644C2 (de) Verfahren zur Herstellung eines Transistors
DE2752439A1 (de) Verfahren zur herstellung von silicium-halbleiteranordnungen unter einsatz einer ionenimplantation und zugehoerige halbleiteranordnung
DE4234528A1 (de) Halbleitervorrichtung und verfahren zu deren herstellung
DE2655341A1 (de) Halbleiteranordnung mit passivierter oberflaeche und verfahren zur herstellung dieser anordnung
DE3312720C2 (enrdf_load_stackoverflow)
EP0048288B1 (de) Verfahren zur Dotierung von Halbleiterbauelementen mittels Ionenimplantation
DE2951504C2 (de) Verfahren zum Herstellen einer integrierten Schaltungsanordnung mit einem einen inneren und einen äußeren Basisbereich aufweisenden bipolaren Transistor
DE68928286T2 (de) Verfahren zur Bildung einer Schicht aus P-Typ-Germanium auf einem Körper aus Gallium-Arsenid
DE3038571C2 (de) Zenerdiode
DE1950069B2 (de) Verfahren zum Herstellung einer Halbleiteranordnung
DE3784761T2 (de) Verfahren zur herstellung eines mesfets.
DE1811277C3 (de) Verfahren zum Herstellen von p-dotierten Zonen mit unterschiedlichen Eindringtiefen in einer n-Silicium-Schicht
DE69033593T2 (de) Verfahren zur Herstellung einer integrierten Halbleiterschaltung mit einer Isolationszone
DE2904480B2 (de) Integrierte Halbleiterschaltung und Verfahren zu ihrem Herstellen
DE3039009C2 (de) Sperrschicht-Feldeffekttransistor
DE2752335B2 (de) Verfahren zur Herstellung eines Sperrschicht-Feldeffekttransistors mit einem vertikalen Kanal
DE2148431C3 (de) Verfahren zum Herstellen einer Halbleitervorrichtung
DE1297763B (de) Verfahren zum Herstellen eines Transistors fuer sehr hohe Frequenzen
DE2219696B2 (de) Verfahren zum Herstellen einer monolithisch integrierten Halbleiteranordnung
DE2152057A1 (de) Verfahren zur Herstellung eines Halbleiteraufbaus
DE2732582C2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE69030205T2 (de) Bipolarer Transistor und Verfahren zu dessen Herstellung

Legal Events

Date Code Title Description
C3 Grant after two publication steps (3rd publication)
8339 Ceased/non-payment of the annual fee