DE102017223241B4 - Hochspannungs-pegelverschiebungsschaltung und treibervorrichtung - Google Patents

Hochspannungs-pegelverschiebungsschaltung und treibervorrichtung Download PDF

Info

Publication number
DE102017223241B4
DE102017223241B4 DE102017223241.2A DE102017223241A DE102017223241B4 DE 102017223241 B4 DE102017223241 B4 DE 102017223241B4 DE 102017223241 A DE102017223241 A DE 102017223241A DE 102017223241 B4 DE102017223241 B4 DE 102017223241B4
Authority
DE
Germany
Prior art keywords
current mirror
circuit
pmos
mirror circuit
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE102017223241.2A
Other languages
German (de)
English (en)
Other versions
DE102017223241A1 (de
Inventor
Hiroshi Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE102017223241A1 publication Critical patent/DE102017223241A1/de
Application granted granted Critical
Publication of DE102017223241B4 publication Critical patent/DE102017223241B4/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356165—Bistable circuits using complementary field-effect transistors using additional transistors in the feedback circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
DE102017223241.2A 2017-04-26 2017-12-19 Hochspannungs-pegelverschiebungsschaltung und treibervorrichtung Active DE102017223241B4 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017087490A JP6747371B2 (ja) 2017-04-26 2017-04-26 高圧レベルシフト回路及び駆動装置
JP2017-087490 2017-04-26

Publications (2)

Publication Number Publication Date
DE102017223241A1 DE102017223241A1 (de) 2018-10-31
DE102017223241B4 true DE102017223241B4 (de) 2024-12-19

Family

ID=63797594

Family Applications (1)

Application Number Title Priority Date Filing Date
DE102017223241.2A Active DE102017223241B4 (de) 2017-04-26 2017-12-19 Hochspannungs-pegelverschiebungsschaltung und treibervorrichtung

Country Status (4)

Country Link
US (1) US10270449B2 (enExample)
JP (1) JP6747371B2 (enExample)
CN (1) CN108809296B (enExample)
DE (1) DE102017223241B4 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6979937B2 (ja) * 2018-11-22 2021-12-15 三菱電機株式会社 ハイサイド駆動回路
CN110995239A (zh) * 2019-10-25 2020-04-10 芯创智（北京）微电子有限公司 一种带阻抗匹配的驱动电路以及工作方法
CN111478693B (zh) * 2020-05-07 2024-07-23 北京中科芯蕊科技有限公司 一种近阈值电平转换器

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3838083B2 (ja) 2001-12-10 2006-10-25 サンケン電気株式会社 レベルシフト回路
JP2010161753A (ja) 2009-01-12 2010-07-22 Denso Corp レベルシフト回路

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0677804A (ja) * 1992-04-27 1994-03-18 Nec Corp 出力回路
JP3370169B2 (ja) * 1994-02-09 2003-01-27 日本テキサス・インスツルメンツ株式会社 出力回路
JP2001085988A (ja) * 1999-09-16 2001-03-30 Matsushita Electric Ind Co Ltd 信号レベル変換回路および信号レベル変換回路を備えたアクティブマトリクス型液晶表示装置
JP2001356829A (ja) * 2000-06-14 2001-12-26 Fujitsu Ltd カレントミラー回路
JP3853195B2 (ja) * 2001-10-29 2006-12-06 株式会社ルネサステクノロジ 半導体装置
TWI231648B (en) * 2004-01-14 2005-04-21 Sunplus Technology Co Ltd High output voltage transfer apparatus
JP4573544B2 (ja) * 2004-03-09 2010-11-04 三菱電機株式会社 表示装置
US8692576B2 (en) * 2006-09-18 2014-04-08 Linear Technology Corporation Circuit and methodology for high-speed, low-power level shifting
US20080088353A1 (en) * 2006-10-13 2008-04-17 Chun-Hung Kuo Level shifter circuit with capacitive coupling
JP5252569B2 (ja) * 2009-03-23 2013-07-31 三菱電機株式会社 電力用半導体素子の駆動制御回路およびインテリジェントパワーモジュール
JP2012209762A (ja) * 2011-03-30 2012-10-25 Hitachi Ltd レベル生成回路
CN102403902B (zh) * 2011-11-16 2014-02-05 无锡华润上华科技有限公司 一种应用于功率因数校正器中的高压大电流驱动电路
US9112460B2 (en) * 2013-04-05 2015-08-18 Semiconductor Energy Laboratory Co., Ltd. Signal processing device
JP6601168B2 (ja) 2015-11-05 2019-11-06 トヨタ自動車株式会社 接合体の製造方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3838083B2 (ja) 2001-12-10 2006-10-25 サンケン電気株式会社 レベルシフト回路
JP2010161753A (ja) 2009-01-12 2010-07-22 Denso Corp レベルシフト回路

Also Published As

Publication number Publication date
DE102017223241A1 (de) 2018-10-31
CN108809296A (zh) 2018-11-13
US20180316352A1 (en) 2018-11-01
JP6747371B2 (ja) 2020-08-26
JP2018186408A (ja) 2018-11-22
CN108809296B (zh) 2022-04-15
US10270449B2 (en) 2019-04-23

Similar Documents

Publication Publication Date Title
DE3300239C2 (de) Schaltungsanordnung zur Pegelumsetzung digitaler Signale
DE102009037486B3 (de) Elektronische Vorrichtung und Verfahren zur effizienten Pegelverschiebung
DE69839067T2 (de) Regelwandlerschaltung und integrierte Halbleiterschaltung, in der diese verwendet wird
DE69924173T2 (de) Integrierte Halbleiterschaltung mit Schlafmodus mit geringem Stromverbrauch und geringem Flächenbedarf
DE69927663T2 (de) Über- oder unterspannungstolerantes Transfergatter
DE69121871T2 (de) CMOS-Ausgangspufferschaltung mit reduzierten Prellen auf den Masseleitungen
DE69008075T2 (de) CMOS-Ausgangskupplungsanordnung für Niederspannung.
DE112016003609B4 (de) Energie-Schaltvorrichtung
DE3342336C2 (de) Schnittstellenschaltung
DE69216142T2 (de) Vereinfachte Ausgangspufferschaltung mit niedriger Störspannung
DE69412667T2 (de) Überspannungstolerante Ausgangspufferschaltung
DE69216773T2 (de) Ausgangspufferschaltung
DE102018123509B4 (de) Spannungspegelumsetzerschaltung
DE112014001233T5 (de) Treiberschaltkreis und Halbleitervorrichtung
DE69420570T2 (de) Schutz fur puffer gegen ausgangspannungsveranderungen
DE10254618B4 (de) Schaltung zum Ansteuern einer Leistungsvorrichtung
DE4321315C1 (de) Takterzeugungsschaltung für taktgesteuerte Logikschaltungen
DE102012108127A1 (de) Hochgeschwindigkeits-Pegelumsetzer zwischen niederseitiger Logik und hochseitiger Logik
DE69612007T2 (de) Ausgangspuffer mit gemeinsam genutzten zwischenknoten
DE112014002021T5 (de) Schaltelement-Ansteuerkreis
DE102017223241B4 (de) Hochspannungs-pegelverschiebungsschaltung und treibervorrichtung
DE102016102796B4 (de) Pegelumsetzer
DE102017205781B4 (de) Schaltung und Verfahren für einen Pegelumsetzer ohne statischen Strom
DE69618135T2 (de) Ausgangsschaltung
DE102020201237A1 (de) Treiberschaltung

Legal Events

Date Code Title Description
R012 Request for examination validly filed
R084 Declaration of willingness to licence
R016 Response to examination communication
R018 Grant decision by examination section/examining division
R020 Patent grant now final