DE10196641T1 - System und Verfahren zur Bereitstellung einer zuverlässigen Übertragung in einem gepufferten Speichersystem - Google Patents

System und Verfahren zur Bereitstellung einer zuverlässigen Übertragung in einem gepufferten Speichersystem

Info

Publication number
DE10196641T1
DE10196641T1 DE10196641T DE10196641T DE10196641T1 DE 10196641 T1 DE10196641 T1 DE 10196641T1 DE 10196641 T DE10196641 T DE 10196641T DE 10196641 T DE10196641 T DE 10196641T DE 10196641 T1 DE10196641 T1 DE 10196641T1
Authority
DE
Germany
Prior art keywords
providing reliable
reliable transfer
storage system
buffered storage
buffered
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE10196641T
Other languages
German (de)
English (en)
Inventor
John Halbert
Michael Williams
Randy Bonella
James Dodd
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE10196641T1 publication Critical patent/DE10196641T1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
DE10196641T 2000-09-18 2001-09-14 System und Verfahren zur Bereitstellung einer zuverlässigen Übertragung in einem gepufferten Speichersystem Withdrawn DE10196641T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/664,982 US6530006B1 (en) 2000-09-18 2000-09-18 System and method for providing reliable transmission in a buffered memory system
PCT/US2001/028930 WO2002023352A2 (en) 2000-09-18 2001-09-14 System and method for providing reliable transmission in a buffered memory system

Publications (1)

Publication Number Publication Date
DE10196641T1 true DE10196641T1 (de) 2003-08-28

Family

ID=24668229

Family Applications (1)

Application Number Title Priority Date Filing Date
DE10196641T Withdrawn DE10196641T1 (de) 2000-09-18 2001-09-14 System und Verfahren zur Bereitstellung einer zuverlässigen Übertragung in einem gepufferten Speichersystem

Country Status (8)

Country Link
US (1) US6530006B1 (ko)
KR (1) KR100625128B1 (ko)
CN (1) CN100412982C (ko)
AU (1) AU2001291006A1 (ko)
DE (1) DE10196641T1 (ko)
HK (1) HK1063230A1 (ko)
TW (1) TW542957B (ko)
WO (1) WO2002023352A2 (ko)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6643752B1 (en) * 1999-12-09 2003-11-04 Rambus Inc. Transceiver with latency alignment circuitry
US20050010737A1 (en) * 2000-01-05 2005-01-13 Fred Ware Configurable width buffered module having splitter elements
US7404032B2 (en) * 2000-01-05 2008-07-22 Rambus Inc. Configurable width buffered module having switch elements
US7266634B2 (en) * 2000-01-05 2007-09-04 Rambus Inc. Configurable width buffered module having flyby elements
US7363422B2 (en) * 2000-01-05 2008-04-22 Rambus Inc. Configurable width buffered module
US7010642B2 (en) * 2000-01-05 2006-03-07 Rambus Inc. System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
US7356639B2 (en) * 2000-01-05 2008-04-08 Rambus Inc. Configurable width buffered module having a bypass circuit
US6502161B1 (en) 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US6738880B2 (en) * 2000-06-12 2004-05-18 Via Technologies, Inc. Buffer for varying data access speed and system applying the same
US6530006B1 (en) 2000-09-18 2003-03-04 Intel Corporation System and method for providing reliable transmission in a buffered memory system
DE10064593A1 (de) * 2000-12-22 2002-08-29 Siemens Ag Verfahren und Anordnung zum Datenaustausch
US6877079B2 (en) * 2001-03-06 2005-04-05 Samsung Electronics Co., Ltd. Memory system having point-to-point bus configuration
US7177288B2 (en) * 2001-11-28 2007-02-13 Intel Corporation Simultaneous transmission and reception of signals in different frequency bands over a bus line
US7013359B1 (en) * 2001-12-21 2006-03-14 Cypress Semiconductor Corporation High speed memory interface system and method
US7389387B2 (en) * 2001-12-31 2008-06-17 Intel Corporation Distributed memory module cache writeback
US6880044B2 (en) * 2001-12-31 2005-04-12 Intel Corporation Distributed memory module cache tag look-up
US6845424B2 (en) * 2002-01-31 2005-01-18 Intel Corporation Memory pass-band signaling
KR100518532B1 (ko) * 2002-04-27 2005-10-04 삼성전자주식회사 선택적으로 명령신호 및 어드레스를 전송하는 방법 및 장치
JP4159415B2 (ja) 2002-08-23 2008-10-01 エルピーダメモリ株式会社 メモリモジュール及びメモリシステム
DE10309919B4 (de) * 2003-03-07 2008-09-25 Qimonda Ag Pufferbaustein und Speichermodule
US7120817B2 (en) * 2003-05-29 2006-10-10 Intel Corporation Method of signal distribution based on a standing wave within a closed loop path
DE10330811B4 (de) * 2003-07-08 2009-08-13 Qimonda Ag Halbleiterspeichermodul
US20050050375A1 (en) * 2003-08-29 2005-03-03 Mark Novak Memory interface system and method
US7216247B2 (en) * 2004-08-05 2007-05-08 Texas Instruments Incorporated Methods and systems to reduce data skew in FIFOs
US20060129712A1 (en) * 2004-12-10 2006-06-15 Siva Raghuram Buffer chip for a multi-rank dual inline memory module (DIMM)
CN100405337C (zh) * 2004-12-31 2008-07-23 技嘉科技股份有限公司 一种数据传输装置及其方法、与其计算机快速开机方法
US7187599B2 (en) * 2005-05-25 2007-03-06 Infineon Technologies North America Corp. Integrated circuit chip having a first delay circuit trimmed via a second delay circuit
US7562271B2 (en) * 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
US7464225B2 (en) * 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US11328764B2 (en) 2005-09-26 2022-05-10 Rambus Inc. Memory system topologies including a memory die stack
US7593279B2 (en) * 2006-10-11 2009-09-22 Qualcomm Incorporated Concurrent status register read
US8143720B2 (en) * 2007-02-06 2012-03-27 Rambus Inc. Semiconductor module with micro-buffers
US7508723B2 (en) * 2007-05-24 2009-03-24 Entorian Technologies, Lp Buffered memory device
US9128632B2 (en) 2009-07-16 2015-09-08 Netlist, Inc. Memory module with distributed data buffers and method of operation
US9201817B2 (en) 2011-08-03 2015-12-01 Montage Technology (Shanghai) Co., Ltd. Method for allocating addresses to data buffers in distributed buffer chipset
CN102915279B (zh) * 2011-08-03 2015-05-13 澜起科技（上海）有限公司 分布式缓存芯片组中的数据缓存器的地址分配方法
US9299400B2 (en) 2012-09-28 2016-03-29 Intel Corporation Distributed row hammer tracking
US9542343B2 (en) 2012-11-29 2017-01-10 Samsung Electronics Co., Ltd. Memory modules with reduced rank loading and memory systems including same
KR20160038034A (ko) 2013-07-27 2016-04-06 넷리스트 인코포레이티드 로컬 동기화를 갖는 메모리 모듈
US10613995B2 (en) 2015-03-16 2020-04-07 Rambus Inc. Training and operations with a double buffered memory topology
CN106712762A (zh) * 2015-11-18 2017-05-24 凌阳科技股份有限公司 集成电路
KR102536639B1 (ko) * 2018-08-14 2023-05-26 에스케이하이닉스 주식회사 메모리 장치의 버퍼 제어 회로

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IL96808A (en) 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
IN188196B (ko) 1995-05-15 2002-08-31 Silicon Graphics Inc
US6128700A (en) * 1995-05-17 2000-10-03 Monolithic System Technology, Inc. System utilizing a DRAM array as a next level cache memory and method for operating same
JP3986103B2 (ja) * 1996-08-30 2007-10-03 富士通株式会社 半導体集積回路
US5790839A (en) * 1996-12-20 1998-08-04 International Business Machines Corporation System integration of DRAM macros and logic cores in a single chip architecture
US6125157A (en) 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
US5946712A (en) * 1997-06-04 1999-08-31 Oak Technology, Inc. Apparatus and method for reading data from synchronous memory
WO1999000734A1 (fr) 1997-06-27 1999-01-07 Hitachi, Ltd. Module memoire et systeme de traitement de donnees
US6008821A (en) * 1997-10-10 1999-12-28 International Business Machines Corporation Embedded frame buffer system and synchronization method
US5964880A (en) * 1997-12-10 1999-10-12 Intel Corporation Circuit interface synchronization using slave variable delay loop
US6047346A (en) 1998-02-02 2000-04-04 Rambus Inc. System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers
US6014042A (en) 1998-02-19 2000-01-11 Rambus Incorporated Phase detector using switched capacitors
US6016282A (en) 1998-05-28 2000-01-18 Micron Technology, Inc. Clock vernier adjustment
US6333959B1 (en) * 2000-04-25 2001-12-25 Winbond Electronics Corporation Cross feedback latch-type bi-directional shift register in a delay lock loop circuit
US6530006B1 (en) 2000-09-18 2003-03-04 Intel Corporation System and method for providing reliable transmission in a buffered memory system

Also Published As

Publication number Publication date
CN100412982C (zh) 2008-08-20
TW542957B (en) 2003-07-21
WO2002023352A3 (en) 2002-08-15
US6530006B1 (en) 2003-03-04
HK1063230A1 (en) 2004-12-17
CN1475012A (zh) 2004-02-11
AU2001291006A1 (en) 2002-03-26
WO2002023352A2 (en) 2002-03-21
KR20030033070A (ko) 2003-04-26
KR100625128B1 (ko) 2006-09-20

Similar Documents

Publication Publication Date Title
DE10196641T1 (de) System und Verfahren zur Bereitstellung einer zuverlässigen Übertragung in einem gepufferten Speichersystem
DE69934117D1 (de) Verfahren und gerät zur rufübergabe in einem kommunikationssystem
DE60024817D1 (de) Vorrichtung und verfahren zur adaptiren auswahl einer auflösung zur bestimmung und bereitstellung von aufenthaltsinformation in einem drahtlosen kommunikationssystem
DE69924039D1 (de) Verfahren und vorrichtung zur arbitrierung in einer einheitlichen speicherarchitektur
DE60006514D1 (de) Verfahren und vorrichtung zur verwaltung von paketübertragung in einem zellularsystem
DE69832721D1 (de) Verfahren und vorrichtung zur kommunikation in einem bündelfunksystem
DE69717981D1 (de) Verfahren und vorrichtung zur raumbeduftung in einer programmierten einrichtung
DE60032615D1 (de) Verfahren und vorrichtung zur verankerung einer ersten leitung in einer zweiten leitung
GB2367661B (en) A method and system for managing objects
DE1127450T1 (de) System und verfahren zum gebrauch einer in voraus bezahlten karte
DE69738504D1 (de) Verfahren und System zur Klassenspeicherung in einem Festspeicher
DE60226565D1 (de) System und Verfahren zur Durchführung von Platten-Besitzrecht in einem Speichernetzwerk
DE69939480D1 (de) Gerät und verfahren zur aufrasterung in einer hierarchischen reihenfolge
DE10196685T1 (de) System und Verfahren zur hierarchischen Datenspeicherung
DE60039807D1 (de) Verfahren und Vorrichtung zur Benutzung zusätzlicher Karte in einer mobilen Station
DE69839747D1 (de) Verfahren und Einrichtung zum Ausführen einer Verbindungsabfrage in einem Datenbanksystem
DE60008892D1 (de) Vorrichtung und verfahren zur geschalteten übertragung in einem cdma-kommunikationssystem
DE69937795D1 (de) Verfahren und vorrichtung zur zustandsynchronisierung in einem cdma system
DE69936264D1 (de) Verfahren und vorrichtung zur verwaltung einer multimediadatei
DE10196687T1 (de) Verfahren und Einrichtung zur Rekonfiguration gestripter logischer Gegenstände in einem Plattengruppenspeicher
DE69905164D1 (de) Verfahren und werkzeug zur spaltenbildung in einer unterirdischen formation
DE50015979D1 (de) Verfahren und vorrichtung zur ermittlung einer geschwindigkeitsgrösse
DE69822352D1 (de) Verfahren und Vorrichtung zur Datenerfassung in einem Bohrloch
DE59901226D1 (de) Verfahren und vorrichtung zur de-sulfatierung eines nox-speicherkatalysators
DE60040734D1 (de) Verfahren und system zur durchführung der verteilung in einem kommunikationssystem

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G11C 7/22 AFI20051017BHDE

R016 Response to examination communication
R016 Response to examination communication
R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee