CS304190A2 - Method of microprocessor zeroing and microcomputer system with microprocessor zeroing circuit - Google Patents

Method of microprocessor zeroing and microcomputer system with microprocessor zeroing circuit Download PDF

Info

Publication number
CS304190A2
CS304190A2 CS903041A CS304190A CS304190A2 CS 304190 A2 CS304190 A2 CS 304190A2 CS 903041 A CS903041 A CS 903041A CS 304190 A CS304190 A CS 304190A CS 304190 A2 CS304190 A2 CS 304190A2
Authority
CS
Czechoslovakia
Prior art keywords
microprocessor
signal
reset
phase
clock signal
Prior art date
Application number
CS903041A
Other languages
Czech (cs)
English (en)
Inventor
Ralph Murray Begun
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of CS304190A2 publication Critical patent/CS304190A2/cs

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Debugging And Monitoring (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Retry When Errors Occur (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CS903041A 1989-06-19 1990-06-19 Method of microprocessor zeroing and microcomputer system with microprocessor zeroing circuit CS304190A2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/367,653 US5109506A (en) 1989-06-19 1989-06-19 Microcomputer system including a microprocessor reset circuit

Publications (1)

Publication Number Publication Date
CS304190A2 true CS304190A2 (en) 1991-11-12

Family

ID=23448058

Family Applications (1)

Application Number Title Priority Date Filing Date
CS903041A CS304190A2 (en) 1989-06-19 1990-06-19 Method of microprocessor zeroing and microcomputer system with microprocessor zeroing circuit

Country Status (21)

Country Link
US (1) US5109506A (es)
EP (1) EP0404415B1 (es)
JP (1) JPH0329014A (es)
KR (1) KR930005797B1 (es)
CN (1) CN1019149B (es)
AR (1) AR243691A1 (es)
AT (1) ATE142034T1 (es)
AU (1) AU618192B2 (es)
BR (1) BR9002875A (es)
CA (1) CA2016401C (es)
CS (1) CS304190A2 (es)
DE (2) DE4018505A1 (es)
HK (1) HK203596A (es)
HU (1) HUT57917A (es)
MX (1) MX171592B (es)
NZ (1) NZ233751A (es)
PE (1) PE7091A1 (es)
PL (1) PL164463B1 (es)
PT (1) PT94400A (es)
RU (1) RU2020572C1 (es)
SG (1) SG64850A1 (es)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0510241A3 (en) * 1991-04-22 1993-01-13 Acer Incorporated Upgradeable/downgradeable computer
US5761479A (en) * 1991-04-22 1998-06-02 Acer Incorporated Upgradeable/downgradeable central processing unit chip computer systems
US5455935A (en) * 1991-05-31 1995-10-03 Tandem Computers Incorporated Clock synchronization system
EP0529142A1 (en) * 1991-08-30 1993-03-03 Acer Incorporated Upgradeable/downgradeable computers
US5473766A (en) * 1991-09-11 1995-12-05 Compaq Computer Corp. Signal routing circuit for interchangeable microprocessor socket
US5535414A (en) * 1992-11-13 1996-07-09 International Business Machines Corporation Secondary data transfer mechanism between coprocessor and memory in multi-processor computer system
AU677722B2 (en) * 1993-12-10 1997-05-01 Alcatel Australia Limited Watchdog timer circuit
US5600802A (en) * 1994-03-14 1997-02-04 Apple Computer, Inc. Methods and apparatus for translating incompatible bus transactions
JPH07321946A (ja) * 1994-05-24 1995-12-08 Fujitsu Ltd 変復調装置の無停止運用制御装置
US5557623A (en) * 1994-08-12 1996-09-17 Honeywell Inc. Accurate digital fault tolerant clock
DE69430372D1 (de) * 1994-10-27 2002-05-16 St Microelectronics Srl Schaltung zum Nachweis eines Fehlerzustandes eines Taktsignals für elektronische Mikroprozessorschaltungen
US5758170A (en) * 1995-03-20 1998-05-26 Dell Usa, L.P. System for preventing corruption during CPU reset
KR0177093B1 (ko) * 1995-05-31 1999-05-15 윤종용 Cpu 리셋회로
CN1075643C (zh) * 1995-09-20 2001-11-28 盛群半导体股份有限公司 复位信号产生装置
CN1077988C (zh) * 1995-12-15 2002-01-16 盛群半导体股份有限公司 系统重置状态的设定装置
US5784625A (en) * 1996-03-19 1998-07-21 Vlsi Technology, Inc. Method and apparatus for effecting a soft reset in a processor device without requiring a dedicated external pin
US5758134A (en) * 1996-09-04 1998-05-26 Radisys Corporation Microprocessor embedded control system having an automatic clock slowdown circuit
US6035346A (en) * 1997-11-03 2000-03-07 Compaq Computer Corporation Method and apparatus to reprogram flash ROM without proxy code
US6088800A (en) * 1998-02-27 2000-07-11 Mosaid Technologies, Incorporated Encryption processor with shared memory interconnect
US6438686B1 (en) * 1999-04-20 2002-08-20 Intel Corporation Method and apparatus for eliminating contention with dual bus masters
US6911820B2 (en) * 2002-09-20 2005-06-28 Matsushita Electric Industrial Co., Ltd. Phase detection device, dial type detection device, and phase detection method
KR20120085810A (ko) * 2009-10-15 2012-08-01 가부시키가이샤 엘이테크 마이크로 컴퓨터 및 그 동작 방법
CN102467417B (zh) 2010-11-19 2014-04-23 英业达股份有限公司 计算机系统
TWI421701B (zh) * 2010-12-06 2014-01-01 Inventec Corp 計算機系統
GB201207838D0 (en) 2012-05-03 2012-06-20 Psp Technology Ltd Pneumatic mattress
FR3113746B1 (fr) * 2020-08-27 2022-07-29 St Microelectronics Rousset Circuit intégré, procédé de réinitialisation et produit programme d’ordinateur

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2946081C3 (de) * 1979-11-15 1995-09-21 Wabco Vermoegensverwaltung Schaltungsanordnung zur Überwachung der Funktion eines Mikroprozessors
DE3119117C2 (de) * 1981-05-14 1993-10-21 Bosch Gmbh Robert Vorrichtung zum Rücksetzen von Recheneinrichtungen
US4410991A (en) * 1981-06-03 1983-10-18 Gte Laboratories Incorporated Supervisory control apparatus
JPS58219633A (ja) * 1982-06-14 1983-12-21 Alps Electric Co Ltd マイコン化エンコ−ダを有するキ−ボ−ド
US4538273A (en) * 1982-11-12 1985-08-27 Honeywell Inc. Dual input watchdog timer
US4803682A (en) * 1985-03-04 1989-02-07 Sanyo Electric Co., Ltd. Resetting system
US4701856A (en) * 1985-03-12 1987-10-20 Pitney Bowes Inc. Reset delay circuit for an electronic postage meter
DE3515611A1 (de) * 1985-04-30 1986-10-30 Siemens AG, 1000 Berlin und 8000 München Verfahren und anordnung zum einstellen vorgegebener startverhaeltnisse in einem mikrorechner
JPS63221437A (ja) * 1987-03-11 1988-09-14 Alps Electric Co Ltd Ｃｐｕの暴走検出方式
JPH0797721B2 (ja) * 1987-10-08 1995-10-18 原田工業株式会社 自動車用アンテナ制御装置
JPH01159716A (ja) * 1987-12-16 1989-06-22 Alpine Electron Inc マイコンのリセット回路

Also Published As

Publication number Publication date
EP0404415A2 (en) 1990-12-27
PT94400A (pt) 1992-02-28
CA2016401A1 (en) 1990-12-19
PL285686A1 (en) 1991-03-11
PL164463B1 (pl) 1994-08-31
ATE142034T1 (de) 1996-09-15
AU618192B2 (en) 1991-12-12
AR243691A1 (es) 1993-08-31
NZ233751A (en) 1992-08-26
CN1019149B (zh) 1992-11-18
JPH0545972B2 (es) 1993-07-12
EP0404415A3 (en) 1992-05-06
AU5570890A (en) 1990-12-20
HK203596A (en) 1996-11-15
BR9002875A (pt) 1991-08-20
PE7091A1 (es) 1991-03-05
DE4018505A1 (de) 1990-12-20
CN1048270A (zh) 1991-01-02
KR910001514A (ko) 1991-01-31
JPH0329014A (ja) 1991-02-07
CA2016401C (en) 1994-01-11
HUT57917A (en) 1991-12-30
EP0404415B1 (en) 1996-08-28
HU903890D0 (en) 1990-11-28
MX171592B (es) 1993-11-08
KR930005797B1 (ko) 1993-06-25
DE69028253T2 (de) 1997-03-13
SG64850A1 (en) 1999-05-25
US5109506A (en) 1992-04-28
DE4018505C2 (es) 1991-08-29
DE69028253D1 (de) 1996-10-02
RU2020572C1 (ru) 1994-09-30

Similar Documents

Publication Publication Date Title
CS304190A2 (en) Method of microprocessor zeroing and microcomputer system with microprocessor zeroing circuit
US5802356A (en) Configurable drive clock
US5948111A (en) Real time comparison of integrated circuit operation
US5077686A (en) Clock generator for a computer system
US5274678A (en) Clock switching apparatus and method for computer systems
US5809291A (en) Interoperable 33 MHz and 66 MHz devices on the same PCI bus
US6832326B2 (en) Multiprocessor clock synchronization with adjustment based on measuring propagation delay between a processor and a plurality of processors
KR100301720B1 (ko) 클록제어장치 및 방법
US5450458A (en) Method and apparatus for phase-aligned multiple frequency synthesizer with synchronization window decoder
TWI289974B (en) Apparatus for ensuring correct start-up and phase locking of delay locked loop
US5758136A (en) Method for dynamically switching between a plurality of clock sources upon detection of phase alignment therefor and disabling all other clock sources
US6874102B2 (en) Coordinated recalibration of high bandwidth memories in a multiprocessor computer
US6209106B1 (en) Method and apparatus for synchronizing selected logical partitions of a partitioned information handling system to an external time reference
KR20010015712A (ko) 클록 신호를 디스큐잉하기 위한 방법 및 장치
US6813721B1 (en) Methods and apparatus for generating high-frequency clocks deterministically from a low-frequency system reference clock
US6211739B1 (en) Microprocessor controlled frequency lock loop for use with an external periodic signal
KR20180107648A (ko) 데드락 검출기, 이를 포함하는 시스템 및 데드락 검출 방법
JP3954011B2 (ja) サブシステム間で通信するための方法およびコンピュータ・システム
DE69608124D1 (de) Prozessorunabhängige fehlerprüfungsanordnung
US6047382A (en) Processor with short set-up and hold times for bus signals
US6981165B2 (en) Method and apparatus for handling an interrupt from a real-time clock to increment a program clock
US6226756B1 (en) Apparatus and method for providing a common system interface for processors
US6587957B1 (en) Disk drive controller for controlling data flow therethrough by switching to secondary bus to receive clock pulses when a failure on master bus is detected
US6760798B1 (en) Interface mechanism and method for interfacing a real-time clock with a data processing circuit
JP3089866B2 (ja) エミュレーション回路