CN1720622A - 垂直mos功率晶体 - Google Patents
垂直mos功率晶体 Download PDFInfo
- Publication number
- CN1720622A CN1720622A CNA2003801050173A CN200380105017A CN1720622A CN 1720622 A CN1720622 A CN 1720622A CN A2003801050173 A CNA2003801050173 A CN A2003801050173A CN 200380105017 A CN200380105017 A CN 200380105017A CN 1720622 A CN1720622 A CN 1720622A
- Authority
- CN
- China
- Prior art keywords
- transistor
- thickness
- raceway groove
- deielectric
- coating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000013078 crystal Substances 0.000 title description 2
- 239000004065 semiconductor Substances 0.000 claims abstract description 16
- 239000000758 substrate Substances 0.000 claims abstract description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 239000011248 coating agent Substances 0.000 claims description 9
- 238000000576 coating method Methods 0.000 claims description 9
- 235000012239 silicon dioxide Nutrition 0.000 claims description 6
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 230000012010 growth Effects 0.000 claims description 3
- 239000008186 active pharmaceutical agent Substances 0.000 claims description 2
- 230000004044 response Effects 0.000 abstract description 5
- 238000005516 engineering process Methods 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 239000002184 metal Substances 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 230000007797 corrosion Effects 0.000 description 2
- 238000005260 corrosion Methods 0.000 description 2
- 239000000428 dust Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 210000003323 beak Anatomy 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
Abstract
一种晶体管(10),如DMOS晶体管,形成在具有用于形成沟道(40)的第一表面(19)的半导体衬底(12)上。覆盖沟道第一部分的栅介质(22)具有第一厚度,介质膜(20)覆盖沟道的第二部分并具有大于第一厚度的第二厚度。该第二厚度减小了晶体管的漏至栅电容,从而改善了其开关速度和频率响应。
Description
技术领域
本发明一般涉及半导体器件,并且更具体地涉及垂直MOS功率晶体管。
背景技术
通过使用晶体管切换经过电感器或变压器的电流以产生调节过的输出电压,开关调节器实现了高效率。经常用于开关调节器的一种类型的开关晶体管是功率双扩散金属氧化物半导体(DMOS)晶体管。DMOS晶体管典型地是垂直晶体管,其中电流横向地流经沿半导体管芯的顶表面形成的多个电平行沟道,到达公共漏极,并且然后垂直地流经漏区,到达在管芯的底表面上形成的漏电极。
已有的DMOS晶体管具有高漏至栅电容的缺点,这使切换减慢,并降低了晶体管和/或系统的效率。结果,开关调节器具有低的效率,并且晶体管具有高的热耗散和降低的可靠性。为了实现小的管芯尺寸和低成本,栅电极被形成在薄介质层上方,并在位于顶表面处的公共漏区的一部分上方布线。栅电极和公共漏区的重叠产生了整个漏至栅电容的实质部分,并导致了开关功率晶体管的开关速度和频率响应的降低。
发明内容
因而,需要一种具有低的漏至栅电容从而以较高的速度切换的功率晶体管,以降低功率耗散并提高可靠性。
根据本发明,提供一种晶体管,包括:具有用于形成沟道的第一表面和覆盖沟道的第一部分、具有第一厚度的栅介质的半导体衬底;以及覆盖沟道的第二部分并具有不同于第一厚度的第二厚度的介质膜。
附图说明
图1是垂直功率晶体管的截面图;
图2是在可替代的实施方式中的晶体管截面图。
具体实施方式
在图中,具有相同参考数字的元件具有类似的功能。
图1是垂直功率晶体管10的截面图,该晶体管形成在半导体衬底12上并被设置成双扩散金属氧化物半导体(MOS)晶体管。多个单元体11典型地被连接在衬底12的水平顶表面19上,以形成行、列、单元体或类似图案的阵列。或者,晶体管10可以被制作成单个的、连续的蛇形或分支状的布局。每一个单元体11包括沿顶表面19延伸并由阱区15的反型部分形成的两个沟道40。沟道40如下所述平行连接,并且也被耦接到图1图面外的其它沟道40上,从而提供高电流容量。在一个实施方式中,衬底12由n型单晶硅形成,晶体管10是指定成在至少30伏的漏至源电压和至少0.5安培的漏电流IDS下工作的n沟道器件。在另一个实施方式中,晶体管10被制作成在顶表面具有其漏电极的平面器件,以形成横向DMOS器件。
在衬底12的底表面18上形成下层13,该层被重掺杂,使得晶体管10在低的导通电阻下工作。在一个实施方式中,下层13具有n型导电性和大约1019原子/立方厘米的掺杂浓度。在替代实施方式中,下层13具有p型导电性,用于将晶体管10设置成绝缘栅双极晶体管。
采用选择成提供所需的击穿电压的掺杂浓度,在下层13的上方形成外延层14。外延层14典型地被适当地轻掺杂,具有大约2微米到大约50微米范围内的厚度和大约1014到大约5*1016原子/立方厘米范围内的掺杂浓度。在一个实施方式中,外延层14具有n型导电性和大约3微米的厚度以及大约2*1016原子/立方厘米的掺杂浓度。外延层14和下层13用作晶体管10的公共漏区。
阱区15形成在顶表面19上并进入外延层14内,掺杂分布被选择成提供晶体管10的预定导通阈值。在一个实施方式中,阱区15具有p型导电性、大约1微米的深度,以及大约5*1017原子/立方厘米的表面掺杂浓度。阱区15在表面19处被电互连接到图1的图面之外的其它阱区19。
源区16形成在顶表面19上,并进入阱区15内,用于电耦接在阱区15中形成的两个沟道40。源区16被重掺杂,以提供晶体管10的低导通电阻。在一个实施方式中,源区16被制作成具有n型导电性、大约0.2微米的深度,以及大约1020原子/立方厘米的掺杂浓度。
在表面19上方形成栅介质22,以支持将下面部分的阱区15反转以形成沟道40的电场。栅介质22典型地被制作成具有大约75埃到大约1000埃之间的范围内的厚度,这取决于指定的导通阈值和/或击穿电压。在一个实施方式中,栅介质22被制作成具有大约400埃厚度的热生长二氧化硅。
栅电极25由栅介质22的区域上方的导电材料制成,以接收调节沟道40导电的控制信号。在一个实施方式中,栅电极25由被重掺杂以提供低电阻的多晶硅形成。在一个实施方式中,栅电极25被制作成具有n型导电性,并被沉积到大约0.65微米的厚度。栅电极25的分离部分在图面外被连接在一起。
晶体管10的导通阈值电压是阱区15的掺杂浓度和栅介质22的厚度二者的函数。导通阈值随栅介质22的厚度以及阱区15的表面掺杂浓度的增加而增加。导通阈值电压随栅介质22的厚度或者阱区15的掺杂浓度的减小而减小。在一个实施方式中,晶体管10的导通阈值电压被选择成大约1.5伏。
如图所示在栅介质22的相邻部分之间的表面19上形成介质区20。介质区20被制作成比栅介质22厚,以增加外延层14和栅电极25之间的间隔,从而减小晶体管10的漏至栅电容的相应分量。介质区20典型地被制作成具有大约2000埃和大约10000埃之间范围内的厚度,这取决于指定的击穿电压。在一个实施方式中,介质区20通过图案化和腐蚀其厚度为大约6000埃的沉积或热生长二氧化硅膜而形成。介质区20被表示成具有基本上垂直的侧壁,但也可以采用任意数目的标准腐蚀步骤而制成,以提供更好台阶覆盖度(step coverage)的倾斜侧壁。
注意介质区20覆盖阱区15的边缘23,并从而也覆盖沟道40。结果,栅电极25和外延区14之间的垂直隔离在所有的位置都由介质区20的厚度而不是由栅介质22决定。这种配置实现了较低的漏至栅电容以及比由其它器件提供的更高的开关速度。
由于介质区20覆盖边缘23,所以覆盖沟道40的介质膜在由区域20导致的部分处比由栅介质22导致的其它部分处更厚。因为介质区20基本上比栅介质22厚,在介质区20下面的沟道40部分将具有较高的阈值。然而,由于在制作期间阱区15掺杂剂向外扩散,阱区15在边缘23处具有比邻近源区16的浓度更低的掺杂浓度。更低的掺杂浓度补偿了由介质区20的厚度导致的任何增加,从而沿沟道40的整个长度保持了基本上均匀的导通阈值。因而,沟道40与介质区20重叠提供了具有较高开关速度和/或较高频率响应的晶体管10,而没有降低其导通阈值电压。在一个实施方式中,沟道40具有大约0.8微米的长度,区域20覆盖沟道40达到大约0.2微米,没有改变晶体管10的导通阈值。
在栅电极25和其它区域上方形成介质层27,用于与随后的金属化互连层电隔离。在一个实施方式中,介质层27由沉积到大约6000埃厚度的二氧化硅形成。
在晶体管10的表面上方沉积金属互连膜,并将其图案化以形成如图所示的源电极28。源电极28也连接图1的图面之外的其它源区16和阱区15。在一个实施方式中,源电极28具有大约3微米的厚度。图面之外的金属膜的区域被用于形成用于互连栅电极25的栅端子。
在底表面18上形成金属层,以形成用于对流经沟道40的漏电流IDS形成外部路线的漏电极42。在一个实施方式中,漏电极42为大约3微米厚。
图2是替代实施方式中晶体管10的截面图。晶体管10具有与上述内容类似的结构和操作,除了介质区20被部分地凹进到顶表面19之下。
在该替代实施方式中,采用标准的局部氧化半导体(LOCOS)或类似的工艺形成介质区20。在一种这样的工艺中,经由例如由氮化硅制成的硬掩模(未示出)中的开口热氧化外延层14的暴露部分。通过向开口中注入n型掺杂剂以提高外延区14的局部导电性、从而降低晶体管10的导通电阻,并禁用晶体管10的寄生结场效应晶体管而形成漏增强区21。在注入n型掺杂剂之后,热氧化工艺将暴露的半导体材料转化成半导体的氧化物,例如二氧化硅,其体积超过了所消耗的半导体材料。暴露的半导体材料被消耗,以形成如图所示的表面19之下的介质区20的下部分和表面20之上的上部分。
在热氧化工艺期间,氧在硬掩模的边缘下方扩散,从而氧化半导体材料并在介质区20的周围形成锥形的“鸟嘴”特征。锥形形貌和至少部分凹进的薄膜的组合提供了有利于良好台阶覆盖度的相对平整的表面,使得诸如栅电极25的覆盖膜高度共形,减薄很小或没有减薄,得到高可靠性。因此,介质区20避免了陡直的垂直台阶,同时提供了导致低漏至栅电容的较厚薄膜。在一个实施方式中,介质区20被制作成峰厚度为大约7000埃。
锥形的边缘也允许介质区20在阱区15上方延伸的距离比其它实施方式更大。因此,对于更大部分的沟道40,覆盖的介质厚度可以比栅介质22更大,而没有改变晶体管10的有效导通阈值。在沟道40的长度为大约0.8微米的一个实施方式中,介质区20覆盖沟道40的距离为大约0.3微米。
总之,本发明提供了一种具有降低的漏至栅电容和更高的开关速度和频率响应的垂直DMOS晶体管。该晶体管形成在具有用于形成沟道的第一表面和用于形成漏电极的第二表面的半导体衬底中,使得沟道电流在第一和第二表面之间流过。栅介质具有第一厚度并覆盖沟道的第一部分。介质膜覆盖沟道的第二部分并具有不同于例如大于第一厚度的第二厚度。该增加的厚度提高了晶体管的开关速度和频率响应,从而通过降低功率耗散而提高了其效率,并改善了可靠性。
Claims (12)
1.一种晶体管(10),包括:
具有用于形成沟道(40)的第一表面(19)和覆盖沟道的第一部分、具有第一厚度的栅介质(22)的半导体衬底(12);以及
覆盖沟道的第二部分并具有不同于第一厚度的第二厚度的介质膜(20)。
2.权利要求1的晶体管,其中所述第二厚度大于所述第一厚度。
3.权利要求1的晶体管,其中所述半导体衬底具有用于形成沟道电流IDS从第一表面出发的流经路线的第二表面(18)。
4.权利要求1的晶体管,其中所述栅介质的第一厚度小于大约1000埃。
5.权利要求1的晶体管,其中所述介质膜的第二厚度大于大约2000埃。
6.权利要求1的晶体管,其中所述介质膜包括在所述第一表面上方形成的二氧化硅层。
7.权利要求6的晶体管,其中所述二氧化硅层是热生长的。
8.权利要求7的晶体管,其中所述介质膜的一部分形成在所述第一表面下方。
9.权利要求1的晶体管,还包括形成在所述第一表面处,用于电耦接至所述沟道的第一端的漏区。
10.权利要求9的晶体管,其中所述介质膜的一部分覆盖所述漏区。
11.权利要求9的晶体管,其中所述介质膜被制作成覆盖所述沟道的所述第一端。
12.权利要求1的晶体管,还包括形成在所述半导体衬底的第二表面(18)上、用于形成沟道电流流经路线的漏电极(42)。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/313,225 US6870221B2 (en) | 2002-12-09 | 2002-12-09 | Power switching transistor with low drain to gate capacitance |
US10/313,225 | 2002-12-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1720622A true CN1720622A (zh) | 2006-01-11 |
CN100435352C CN100435352C (zh) | 2008-11-19 |
Family
ID=32468182
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2003801050173A Expired - Fee Related CN100435352C (zh) | 2002-12-09 | 2003-10-14 | 垂直mos功率晶体 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6870221B2 (zh) |
KR (1) | KR101035842B1 (zh) |
CN (1) | CN100435352C (zh) |
AU (1) | AU2003291640A1 (zh) |
HK (1) | HK1086112A1 (zh) |
WO (1) | WO2004053999A2 (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101546781B (zh) * | 2008-03-27 | 2011-06-01 | 三洋电机株式会社 | 半导体装置 |
CN101043053B (zh) * | 2006-03-20 | 2011-11-30 | 半导体元件工业有限责任公司 | 具有改善性能的功率半导体器件和方法 |
CN104347693A (zh) * | 2013-07-23 | 2015-02-11 | 北大方正集团有限公司 | 功率半导体器件及其制造方法 |
CN104838502A (zh) * | 2012-12-12 | 2015-08-12 | 通用电气公司 | 绝缘栅场效应晶体管装置及其制作方法 |
CN105225952A (zh) * | 2014-06-10 | 2016-01-06 | 北大方正集团有限公司 | 一种vdmos器件的制作方法及vdmos器件 |
CN109192659A (zh) * | 2018-08-31 | 2019-01-11 | 江苏丽隽功率半导体有限公司 | 一种耗尽型场效应管的制作方法 |
CN109545760A (zh) * | 2018-10-22 | 2019-03-29 | 复旦大学 | 栅镇流结构的射频AlGaN/GaN HEMTs器件及其制备方法 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10351932A1 (de) * | 2003-11-07 | 2005-06-16 | Infineon Technologies Ag | MOS-Feldeffekttransistor mit kleiner Miller-Kapazität |
US7192814B2 (en) * | 2004-09-16 | 2007-03-20 | Semiconductor Components Industries, L.L.C. | Method of forming a low capacitance semiconductor device and structure therefor |
DE102005051417A1 (de) * | 2005-10-27 | 2007-05-03 | X-Fab Semiconductor Foundries Ag | Simulations- bzw. Layoutverfahren für vertikale Leistungstransistoren mit variierbarer Kanalweite und variierbarer Gate-Drain-Kapazität |
JP5616665B2 (ja) * | 2010-03-30 | 2014-10-29 | ローム株式会社 | 半導体装置 |
US9257517B2 (en) * | 2010-11-23 | 2016-02-09 | Microchip Technology Incorporated | Vertical DMOS-field effect transistor |
US8912582B2 (en) * | 2013-03-13 | 2014-12-16 | Analog Devices, Inc. | Integrated circuit structure and method for protection from damage to gate dielectric |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5553462A (en) | 1978-10-13 | 1980-04-18 | Int Rectifier Corp | Mosfet element |
US5191396B1 (en) | 1978-10-13 | 1995-12-26 | Int Rectifier Corp | High power mosfet with low on-resistance and high breakdown voltage |
US4705759B1 (en) | 1978-10-13 | 1995-02-14 | Int Rectifier Corp | High power mosfet with low on-resistance and high breakdown voltage |
US5008725C2 (en) | 1979-05-14 | 2001-05-01 | Internat Rectifer Corp | Plural polygon source pattern for mosfet |
US5130767C1 (en) | 1979-05-14 | 2001-08-14 | Int Rectifier Corp | Plural polygon source pattern for mosfet |
US4593302B1 (en) | 1980-08-18 | 1998-02-03 | Int Rectifier Corp | Process for manufacture of high power mosfet laterally distributed high carrier density beneath the gate oxide |
US4680853A (en) | 1980-08-18 | 1987-07-21 | International Rectifier Corporation | Process for manufacture of high power MOSFET with laterally distributed high carrier density beneath the gate oxide |
DE3040775A1 (de) | 1980-10-29 | 1982-05-13 | Siemens AG, 1000 Berlin und 8000 München | Mis-gesteuertes halbleiterbauelement |
US4974059A (en) * | 1982-12-21 | 1990-11-27 | International Rectifier Corporation | Semiconductor high-power mosfet device |
DE3465225D1 (en) | 1983-02-17 | 1987-09-10 | Nissan Motor | A vertical-type mosfet and method of fabricating the same |
US4789882A (en) | 1983-03-21 | 1988-12-06 | International Rectifier Corporation | High power MOSFET with direct connection from connection pads to underlying silicon |
CN1010066B (zh) * | 1988-08-25 | 1990-10-17 | 北京市半导体器件研究所 | 高压垂直扩散场效应管及其制法 |
US5273922A (en) | 1992-09-11 | 1993-12-28 | Motorola, Inc. | High speed, low gate/drain capacitance DMOS device |
US5396097A (en) * | 1993-11-22 | 1995-03-07 | Motorola Inc | Transistor with common base region |
US6262453B1 (en) * | 1998-04-24 | 2001-07-17 | Magepower Semiconductor Corp. | Double gate-oxide for reducing gate-drain capacitance in trenched DMOS with high-dopant concentration buried-region under trenched gate |
JP4091242B2 (ja) * | 1999-10-18 | 2008-05-28 | セイコーインスツル株式会社 | 縦形mosトランジスタ及びその製造方法 |
-
2002
- 2002-12-09 US US10/313,225 patent/US6870221B2/en not_active Expired - Lifetime
-
2003
- 2003-10-14 CN CNB2003801050173A patent/CN100435352C/zh not_active Expired - Fee Related
- 2003-10-14 WO PCT/US2003/032406 patent/WO2004053999A2/en not_active Application Discontinuation
- 2003-10-14 KR KR1020057010473A patent/KR101035842B1/ko active IP Right Grant
- 2003-10-14 AU AU2003291640A patent/AU2003291640A1/en not_active Abandoned
-
2006
- 2006-05-23 HK HK06105930.6A patent/HK1086112A1/xx not_active IP Right Cessation
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101043053B (zh) * | 2006-03-20 | 2011-11-30 | 半导体元件工业有限责任公司 | 具有改善性能的功率半导体器件和方法 |
CN101546781B (zh) * | 2008-03-27 | 2011-06-01 | 三洋电机株式会社 | 半导体装置 |
CN104838502A (zh) * | 2012-12-12 | 2015-08-12 | 通用电气公司 | 绝缘栅场效应晶体管装置及其制作方法 |
CN104347693A (zh) * | 2013-07-23 | 2015-02-11 | 北大方正集团有限公司 | 功率半导体器件及其制造方法 |
CN105225952A (zh) * | 2014-06-10 | 2016-01-06 | 北大方正集团有限公司 | 一种vdmos器件的制作方法及vdmos器件 |
CN105225952B (zh) * | 2014-06-10 | 2018-06-15 | 北大方正集团有限公司 | 一种vdmos器件的制作方法及vdmos器件 |
CN109192659A (zh) * | 2018-08-31 | 2019-01-11 | 江苏丽隽功率半导体有限公司 | 一种耗尽型场效应管的制作方法 |
CN109192659B (zh) * | 2018-08-31 | 2020-08-11 | 江苏丽隽功率半导体有限公司 | 一种耗尽型场效应管的制作方法 |
CN109545760A (zh) * | 2018-10-22 | 2019-03-29 | 复旦大学 | 栅镇流结构的射频AlGaN/GaN HEMTs器件及其制备方法 |
CN109545760B (zh) * | 2018-10-22 | 2020-05-26 | 复旦大学 | 栅镇流结构的射频AlGaN/GaN HEMTs器件及其制备方法 |
Also Published As
Publication number | Publication date |
---|---|
KR101035842B1 (ko) | 2011-05-20 |
US20040108547A1 (en) | 2004-06-10 |
US6870221B2 (en) | 2005-03-22 |
WO2004053999A3 (en) | 2004-09-02 |
CN100435352C (zh) | 2008-11-19 |
AU2003291640A1 (en) | 2004-06-30 |
KR20050085490A (ko) | 2005-08-29 |
HK1086112A1 (en) | 2006-09-08 |
WO2004053999A2 (en) | 2004-06-24 |
AU2003291640A8 (en) | 2004-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100334731C (zh) | 内含沟道型肖特基整流器的沟道型dmos晶体管 | |
US5731603A (en) | Lateral IGBT | |
US5589405A (en) | Method for fabricating VDMOS transistor with improved breakdown characteristics | |
US5635742A (en) | Lateral double-diffused mosfet | |
US8143679B2 (en) | Termination structure for power devices | |
CN100481503C (zh) | 沟槽栅晶体管及其制造 | |
US6051850A (en) | Insulated gate bipolar junction transistors having built-in freewheeling diodes therein | |
US7067876B2 (en) | Semiconductor device | |
JP2682272B2 (ja) | 絶縁ゲート型トランジスタ | |
CN100435352C (zh) | 垂直mos功率晶体 | |
US7893458B2 (en) | Semiconductor device having lateral MOS transistor and zener diode | |
CN100502036C (zh) | 纵型栅极半导体装置及其制造方法 | |
CN1314082C (zh) | 双掩模沟槽肖特基整流器及其制造方法 | |
CN1841743A (zh) | 双向晶体管及其方法 | |
CN1263360A (zh) | 绝缘栅晶体管 | |
CN111668212B (zh) | 半导体装置 | |
US6664595B1 (en) | Power MOSFET having low on-resistance and high ruggedness | |
EP0459578A2 (en) | A monolithic semiconductor device and associated manufacturing process | |
US20040164346A1 (en) | Power switching transistor with low drain to gate capacitance | |
JP2001203356A (ja) | 半導体装置 | |
JP3362384B2 (ja) | 半導体装置 | |
CN113690301B (zh) | 半导体器件及其制备方法 | |
KR100498406B1 (ko) | 트랜치게이트형전력용모스(mos)소자및그제조방법 | |
KR100621556B1 (ko) | 전력용 반도체 소자 | |
TW434900B (en) | Insulated gate bipolar transistor with controllable latch |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1086112 Country of ref document: HK |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: GR Ref document number: 1086112 Country of ref document: HK |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081119 Termination date: 20201014 |