CN1582345A - 消除在w插塞内的空隙的方法 - Google Patents
消除在w插塞内的空隙的方法 Download PDFInfo
- Publication number
- CN1582345A CN1582345A CNA02821997XA CN02821997A CN1582345A CN 1582345 A CN1582345 A CN 1582345A CN A02821997X A CNA02821997X A CN A02821997XA CN 02821997 A CN02821997 A CN 02821997A CN 1582345 A CN1582345 A CN 1582345A
- Authority
- CN
- China
- Prior art keywords
- opening
- thermal annealing
- deposited
- filling
- laser
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/48—After-treatment of electroplated surfaces
- C25D5/50—After-treatment of electroplated surfaces by heat-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76882—Reflowing or applying of pressure to better fill the contact hole
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/986,263 US6638861B1 (en) | 2001-11-08 | 2001-11-08 | Method of eliminating voids in W plugs |
| US09/986,263 | 2001-11-08 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1582345A true CN1582345A (zh) | 2005-02-16 |
Family
ID=25532246
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA02821997XA Pending CN1582345A (zh) | 2001-11-08 | 2002-11-08 | 消除在w插塞内的空隙的方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6638861B1 (enExample) |
| EP (1) | EP1442161B1 (enExample) |
| JP (1) | JP2005508573A (enExample) |
| KR (1) | KR100892401B1 (enExample) |
| CN (1) | CN1582345A (enExample) |
| DE (1) | DE60203319T2 (enExample) |
| WO (1) | WO2003040436A1 (enExample) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103311176A (zh) * | 2012-03-16 | 2013-09-18 | 中芯国际集成电路制造(上海)有限公司 | 金属连线的制作方法、半导体结构的制作方法 |
| CN105789215A (zh) * | 2015-01-14 | 2016-07-20 | 三星电子株式会社 | 垂直存储装置及其制造方法 |
| CN106128996A (zh) * | 2016-06-24 | 2016-11-16 | 武汉新芯集成电路制造有限公司 | 一种无缝多晶硅插塞的形成方法 |
| CN108987347A (zh) * | 2017-05-31 | 2018-12-11 | 联华电子股份有限公司 | 半导体结构的制作方法 |
| CN109994423A (zh) * | 2017-11-28 | 2019-07-09 | 台湾积体电路制造股份有限公司 | 用于半导体互连结构的物理汽相沉积工艺 |
| CN112913001A (zh) * | 2018-10-04 | 2021-06-04 | Rnr实验室公司 | 半导体设备制造方法 |
| WO2024198079A1 (zh) * | 2023-03-27 | 2024-10-03 | 长鑫存储技术有限公司 | 半导体结构及其制造方法 |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7651910B2 (en) * | 2002-05-17 | 2010-01-26 | Micron Technology, Inc. | Methods of forming programmable memory devices |
| US6746944B1 (en) * | 2003-01-14 | 2004-06-08 | Advanced Micro Devices, Inc. | Low nisi/si interface contact resistance with preamorphizing and laser thermal annealing |
| GB0330010D0 (en) * | 2003-12-24 | 2004-01-28 | Cavendish Kinetics Ltd | Method for containing a device and a corresponding device |
| US7339230B2 (en) * | 2006-01-09 | 2008-03-04 | International Business Machines Corporation | Structure and method for making high density mosfet circuits with different height contact lines |
| US20070210448A1 (en) * | 2006-03-10 | 2007-09-13 | International Business Machines Corporation | Electroless cobalt-containing liner for middle-of-the-line (mol) applications |
| KR101477661B1 (ko) * | 2008-07-17 | 2014-12-31 | 삼성전자주식회사 | 텅스텐 재성장을 통한 심 없는 텅스텐 패턴 및 그 패턴형성 방법 |
| KR20100031962A (ko) * | 2008-09-17 | 2010-03-25 | 삼성전자주식회사 | 카본계막 식각 방법 및 이를 이용한 콘택홀 형성방법 |
| KR101534678B1 (ko) * | 2009-02-12 | 2015-07-08 | 삼성전자주식회사 | 텅스텐 콘택 플러그를 산소 분위기에서 rta 처리하고, rto 처리된 텅스텐 플러그를 수소 분위기에서 환원시키는 반도체 소자의 제조방법 |
| KR101525130B1 (ko) * | 2009-08-03 | 2015-06-03 | 에스케이하이닉스 주식회사 | 수직채널형 비휘발성 메모리 소자 및 그 제조 방법 |
| KR101858521B1 (ko) * | 2011-06-13 | 2018-06-28 | 삼성전자주식회사 | 비휘발성 메모리 장치의 제조 방법 |
| KR102840442B1 (ko) | 2020-07-29 | 2025-07-29 | 삼성전자주식회사 | 반도체 장치 및 이의 제조 방법 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61166143A (ja) * | 1985-01-18 | 1986-07-26 | Matsushita Electronics Corp | 半導体装置の製造方法 |
| US5780908A (en) * | 1995-05-09 | 1998-07-14 | Matsushita Electric Industrial Co., Ltd. | Semiconductor apparatus with tungstein nitride |
| US5885896A (en) * | 1996-07-08 | 1999-03-23 | Micron Technology, Inc. | Using implants to lower anneal temperatures |
| US6143650A (en) | 1999-01-13 | 2000-11-07 | Advanced Micro Devices, Inc. | Semiconductor interconnect interface processing by pulse laser anneal |
| EP1069213A3 (en) | 1999-07-12 | 2004-01-28 | Applied Materials, Inc. | Optimal anneal technology for micro-voiding control and self-annealing management of electroplated copper |
| US6399486B1 (en) | 1999-11-22 | 2002-06-04 | Taiwan Semiconductor Manufacturing Company | Method of improved copper gap fill |
| US6261963B1 (en) | 2000-07-07 | 2001-07-17 | Advanced Micro Devices, Inc. | Reverse electroplating of barrier metal layer to improve electromigration performance in copper interconnect devices |
-
2001
- 2001-11-08 US US09/986,263 patent/US6638861B1/en not_active Expired - Fee Related
-
2002
- 2002-11-08 JP JP2003542676A patent/JP2005508573A/ja active Pending
- 2002-11-08 CN CNA02821997XA patent/CN1582345A/zh active Pending
- 2002-11-08 KR KR1020047007012A patent/KR100892401B1/ko not_active Expired - Fee Related
- 2002-11-08 DE DE60203319T patent/DE60203319T2/de not_active Expired - Lifetime
- 2002-11-08 EP EP02802884A patent/EP1442161B1/en not_active Expired - Lifetime
- 2002-11-08 WO PCT/US2002/035910 patent/WO2003040436A1/en not_active Ceased
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103311176B (zh) * | 2012-03-16 | 2015-04-29 | 中芯国际集成电路制造(上海)有限公司 | 金属连线的制作方法、半导体结构的制作方法 |
| CN103311176A (zh) * | 2012-03-16 | 2013-09-18 | 中芯国际集成电路制造(上海)有限公司 | 金属连线的制作方法、半导体结构的制作方法 |
| CN105789215B (zh) * | 2015-01-14 | 2019-07-09 | 三星电子株式会社 | 垂直存储装置及其制造方法 |
| CN105789215A (zh) * | 2015-01-14 | 2016-07-20 | 三星电子株式会社 | 垂直存储装置及其制造方法 |
| US11925015B2 (en) | 2015-01-14 | 2024-03-05 | Samsung Electronics Co., Ltd. | Vertical memory devices and methods of manufacturing the same |
| US10811421B2 (en) | 2015-01-14 | 2020-10-20 | Samsung Electronics Co., Ltd. | Vertical memory devices and methods of manufacturing the same |
| CN106128996A (zh) * | 2016-06-24 | 2016-11-16 | 武汉新芯集成电路制造有限公司 | 一种无缝多晶硅插塞的形成方法 |
| US11088023B2 (en) | 2017-05-31 | 2021-08-10 | United Microelectronics Corp. | Method of forming a semiconductor structure |
| CN108987347A (zh) * | 2017-05-31 | 2018-12-11 | 联华电子股份有限公司 | 半导体结构的制作方法 |
| CN109994423A (zh) * | 2017-11-28 | 2019-07-09 | 台湾积体电路制造股份有限公司 | 用于半导体互连结构的物理汽相沉积工艺 |
| US11018055B2 (en) | 2017-11-28 | 2021-05-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Physical vapor deposition process for semiconductor interconnection structures |
| CN112913001A (zh) * | 2018-10-04 | 2021-06-04 | Rnr实验室公司 | 半导体设备制造方法 |
| WO2024198079A1 (zh) * | 2023-03-27 | 2024-10-03 | 长鑫存储技术有限公司 | 半导体结构及其制造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP1442161B1 (en) | 2005-03-16 |
| EP1442161A1 (en) | 2004-08-04 |
| US6638861B1 (en) | 2003-10-28 |
| DE60203319T2 (de) | 2006-03-16 |
| JP2005508573A (ja) | 2005-03-31 |
| KR20050044376A (ko) | 2005-05-12 |
| DE60203319D1 (de) | 2005-04-21 |
| KR100892401B1 (ko) | 2009-04-10 |
| WO2003040436A1 (en) | 2003-05-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1582345A (zh) | 消除在w插塞内的空隙的方法 | |
| CN1316566C (zh) | 具有改良阻挡层接着力的互连结构 | |
| KR100892403B1 (ko) | 신뢰성 있는 구리 상호연결구조 형성 방법 | |
| CN1324676C (zh) | 到栅极的自对准接触 | |
| CN103996652B (zh) | 后道工序(beol)互连方案 | |
| JPH08203998A (ja) | 多層配線の形成方法 | |
| JPH0620986A (ja) | サブミクロンコンタクトを形成する改良した方法 | |
| CN1574398A (zh) | 具有低电阻的半导体器件及其制造方法 | |
| JP5178025B2 (ja) | 半導体メモリ素子の製造方法 | |
| US6900121B1 (en) | Laser thermal annealing to eliminate oxide voiding | |
| CN116314012A (zh) | 金属内连线结构及其制作方法 | |
| US11289375B2 (en) | Fully aligned interconnects with selective area deposition | |
| US7018921B2 (en) | Method of forming metal line in semiconductor device | |
| CN111430295A (zh) | 互连结构及其制作方法、半导体器件 | |
| KR100539443B1 (ko) | 반도체 소자의 금속배선 형성방법 | |
| US20250300069A1 (en) | Semiconductor device containing self-aligned via structures and etch-stop dielectric layer and methods for forming the same | |
| CN118610163B (zh) | 半导体结构的制备方法及半导体结构 | |
| KR100904613B1 (ko) | 구리 배선의 캐핑층 형성 방법 | |
| KR100357223B1 (ko) | 반도체 소자 및 그 제조 방법 | |
| KR100678003B1 (ko) | 듀얼 다마신 패턴 형성 방법 | |
| JP2000294648A (ja) | 半導体装置およびその製造方法 | |
| KR100383756B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| KR100587140B1 (ko) | 반도체 소자의 듀얼 다마신 패턴 형성 방법 | |
| KR100526457B1 (ko) | 반도체소자의 콘택전극의 배리어메탈 형성방법 | |
| CN116264210A (zh) | 半导体器件及其制造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |