CN1331225C - 用于对地或电源而屏蔽传输线的装置 - Google Patents

用于对地或电源而屏蔽传输线的装置 Download PDF

Info

Publication number
CN1331225C
CN1331225C CNB021499233A CN02149923A CN1331225C CN 1331225 C CN1331225 C CN 1331225C CN B021499233 A CNB021499233 A CN B021499233A CN 02149923 A CN02149923 A CN 02149923A CN 1331225 C CN1331225 C CN 1331225C
Authority
CN
China
Prior art keywords
contact
transmission line
pair
integrated circuit
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB021499233A
Other languages
English (en)
Other versions
CN1419287A (zh
Inventor
P·巴雷
G·格洛阿冈
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of CN1419287A publication Critical patent/CN1419287A/zh
Application granted granted Critical
Publication of CN1331225C publication Critical patent/CN1331225C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H01L23/5286—Arrangements of power or ground buses
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6605—High-frequency electrical connections
    • H01L2223/6627—Waveguides, e.g. microstrip line, strip line, coplanar line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6605—High-frequency electrical connections
    • H01L2223/6638—Differential pair signal lines
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1903—Structure including wave guides
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09236—Parallel layout
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10734—Ball grid array [BGA]; Bump grid array
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Geometry (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Structure Of Printed Boards (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Noise Elimination (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

本发明涉及集成电路，它设有一组用于把所述集成电路连接到差动传输线的触点。所述的触点组包括：至少第一对触点用于接收第一参考电压、第二对触点用于接收第二参考电压、以及被称为信号触点的第三对触点用于连接到所述的传输线上。每个供电触点可以无关紧要地接收地电位或高、低电源电压中的一个，实现两种供电配置即正的或负的配置。所述的信号触点被所述的供电触点包围，以实现独立于正或负的供电配置的特殊屏蔽。

Description

用于对地或电源而屏蔽传输线的装置
技术领域
本发明涉及集成电路领域。本发明尤其涉及如下一种装置，它包括一个集成电路和一组用于把所述集成电路连接到至少一对传输线以便向和/或从所述集成电路传送电信号的触点，所述的触点组包括：至少第一对触点用于接收第一参考电压、第二对触点用于接收第二参考电压、以及被称为信号触点的第三对触点用于连接到所述的成对传输线上。
本发明可以大量地应用到电信领域中，显然可以应用到光传输系统中。它在高速的应用中是非常有利的。
背景技术
在利用高速集成电路的电信应用中，经常必不可少地使用触点来实现低电压幅度下的差动输入/输出访问，譬如其数量级为0.2V，显然可以是CML(普通模式逻辑)类型、LVDS(低压差分信号)类型、或其它PECL(正发射极耦合逻辑)类型。这些触点被连接到差动的传输线上，以在利用印刷电路板(PCB)上的轨迹实现的传输线上传送差动信号。应该保护所述的轨迹免受周围环境的电磁波的干涉，尤其是干扰或噪声。这些干扰可能会大大改变集成电路的正常运行和性能。
美国专利6,215,184讲述了一种用于实现接线轨迹的方法，以便通过一组连接点来连接印刷电路板上的集成电路。该方法既没讲述也没建议任何特殊装置来屏蔽在电路中所产生的噪声和干扰。它也没有建议如何使这些装置独立于所选定的供电配置。根据所考虑的应用，可以按照可能的供电配置中的一种来对电路进行馈电，也被称为正和负的供电配置。按照正的配置，地电位对应于低电压。按照负的配置，地电位对应于高电压。另一方面或在可能的范围之内，该屏蔽方案责成利用一个“合适的”参考-也即无寄生的参考-来包围所述的信号，由此给最小可能遭受噪声的的信号实现一个电磁回馈路径。通常，该“合适的”参考被接地。因此根据应用的供电配置，也即正的或负的，必须修改该屏蔽方案，这样因为可能要提供一组用于适配各供电配置的触点而增加电路的费用。
发明内容
本发明的任务在于提供这样一组接线，它包括一种可以独立于所选的供电配置而进行使用的特定屏蔽装置。
因此，本发明提供了一种包括一个集成电路和一组用于把所述集成电路连接到至少一对传输线适用于向和/或从所述集成电路传送电信号的触点的装置，所述的一组触点包括：至少第一对触点适合于接收第一参考电压、第二对触点适合于接收处于与第一参考电压不同的电平上的第二参考电压，使得所述第一和第二参考电压之一被指定为参考地电位、以及被称为信号触点的第三对触点适合于连接到所述的成对传输线上，其特征在于：所述的每个相应的信号触点在两侧被所述的第一对触点的至少一个触点和所述第二对触点的至少一个触点包围。
附图说明
本发明的这些或其它的方面可以参考非限定性的实施例从下面对实施方案的阐述中得出。其中：
图1按照图1A和1B所示的两种配置而给出了本发明电路的一种实施方案，
图2在图2A、2B和2C中示出了本发明的其它三个实施方案。
具体实施方式
在利用高速运行的集成电路的应用中，譬如光传输，所传输的信号是不同类型的。现用互补的信号来表示它们，当涉及输入信号时将其表示为差动信号的分量I和IQ，当涉及输出信号时将其表示为分量O和OQ。图1和2所示的例子是涉及输入信号，但本发明也可以应用于提供输出信号的接线组的电路输出端。差动信号的两个分量I和IQ通过两根导线同时传送。譬如利用一系列二进制数字数据“0”或“1”类型，可以导致所述两个信号分量之间的差别。
图1示出了本发明集成电路的一种优选实施方案，其被标示为IC，该集成电路分别被连接到用S1和S2标示的第一和第二并联差动传输线上。本发明同样可以应用于单个的传输线。在图1中存在两个线路S1和S2和一些触点，这是用于说明怎样利用本发明的装置来连接几个线路。第一线路S1由用S1I标示的第一部分和用S1IQ标示的第二部分组成。第二线路S2由用S2I标示的第一部分和用S2IQ标示的第二部分组成。差动信号的每个分量I或IQ又包括两个不同的路径，根据应用情况，这些路径包括一个用于传送需传输的有用信号的第一直接路径或线路，以及一个适用于参考电压的第二回馈路径或线路。
由所述的差动线路传送要传输的差动信号的分量I和IQ。它们由导电材料制成并被绘制或印刷在一个绝缘材料支架上。轨迹的组合形成了一个电路，现被称为印刷电路板或PCB，以便根据所希望的应用以预定的路径互接集成电路(图1示出了单个的集成电路)。所述的集成电路通常位于用绝缘材料制成的外壳1内。印刷线路和集成电路之间的接线通过附图中用圆圈标示的触点组来实现。在电路被集成在BGA型(球栅阵列)外壳内的情况下，所述的触点基本上是球状的，并被称为连接球。所述的触点组包括一些用于接收要传输的差动信号的接线-被称为信号触点-以及一些用于电路电源的接线(被称为供电触点)。通过两个不同的电源电压来实现电源供电，其中一个比另一个高，且有一个通常对应于地电位。因此所述的供电触点受到来自所述两个可能不同的参考电压中的一个参考电压的影响，一个被称为高参考和另一个被称为低参考。所述的供电触点用涂上阴影的圆圈标示。通常，图1中的垂直阴影圆圈对应于连接到所述低参考的触点，而斜阴影圆圈对应于连接到所述高参考的触点。
因此两种供电配置对于所述的集成电路是可能的。根据第一种配置-也被称为正的配置-，低参考电压对应于地电位，而高参考电压对应于用+VCC标示的恒定的正电压。根据第二种配置-也被称为负的配置-，低参考电压对应于用-VCC标示的恒定的负电压，而高参考电压对应于地电位。因此可以根据这些配置中的一种或另一种来馈电所述的集成电路。相反，所希望的应用通常只有一个参考电压，譬如地电位。在该情形下，优选地把差动线路的回馈线连接到地电位上。根据集成电路板的供电配置，地电位不是连接到相同的触点上，这意味着印刷轨迹的路径可能在所述的配置之间是互不相同的，如图1A和1B所示。
图1A示出了本发明的正配置的一种电路方案。图1B示出了负配置的同样的电路。在图1A和1B中用非阴影圆圈标示的信号触点位于外壳的边缘，并且由接收恒定参考电压的供电触点所包围。优选地，所述触点对的这种布置相对于如下一个平面是对称的，该平面垂直于PCB平面和垂直于所述外壳的最接近于所考虑的触点组的那一侧边。触点的这种布置同所述两种可能的供电配置是兼容的。在每种配置中，根据所采用的配置，直接的传输线和其所连接的信号触点被地电位或电源围住，由此针对高频传输信号所产生的可能电磁干扰形成一种保护屏蔽。
图1A和1B所示的装置具有许多的优点。第一个优点在于接入到信号触点的简便性。所述的信号触点被布置在外壳的边缘，使得可以直接接入到所述的传输线。第二个优点在于该装置的对称性。所述的触点相对于如下的平面被对称地布置在外壳上，该平面垂直于集成电路的平面，并与传输线平行地从分离该传输线的中心点处开始延伸。这意味着，信号所覆盖的距离可能对于传输线的每个互补的差动分量SI和SIQ都是相同的，这具有公知的所有优点。第三个优点在于屏蔽的质量。每对传输线被包围一直到两个没有遭受噪声的合适参考线路的信号触点，该信号触点对好的信号传输是有益的。
图2示出了本发明的三个其它的实施方案。这三个实施方案是以非限定性的例子给出的。在不脱离本发明范围的情况下它们可以带来许多变型。与图1相同的元件是用相同的参考符号来标示的。
图2A示出了一种变型方案，其中信号触点在交错排列配置的侧边被布置成两个平行的行，以便限制所占用的空间。在相同的并行的行中，供电触点被布置在所述的信号触点的周围或之间。相反，该实施方案不是对称的，而且接入到信号没有图1所示的方案那么直接。
图2B示出了另一种变型方案。根据该变型方案，所述的信号触点总是以交错排列的布置被布置成两个平行的行，但供电触点是被布置成四个平行的行，并尤其被布置在所述两个信号触点行上的信号触点之间，使得每个信号触点在四侧被至少一个供电触点所包围。该实施方案也可以限制触点所占用的空间，并由此在外壳上可以形成大量的触点。也允许朝着外壳中心简单地增加其它的触点行或层。相反，该实施方案不是对称的。
图2C还示出了又一实施方案。根据该变型方案，信号触点被布置成连续的对，这些对被平行于外壳侧边的一行和同一行上的至少一个供电触点隔离。其它的供电触点被布置在信号触点行的两侧，使得它们包围每对信号触点。该实施方案的优点在于，它是对称的而且对传输线提供了较好的屏蔽，但它要比上述实施方案占用更多的空间。
利用实施例已经讲述了本发明的集成电路，它被用于包括一对差动传输线的应用中。根据所考虑的应用也可以想见其它的变型方案，尤其是所述触点在集成电路外壳上的相应位置和数量，但这些都不会脱离本发明的范畴。

Claims (8)

1.一种包括一个集成电路和一组用于把所述集成电路连接到至少一对传输线适用于向和/或从所述集成电路传送电信号的触点的装置，所述的一组触点包括：至少第一对触点适合于接收第一参考电压、第二对触点适合于接收处于与第一参考电压不同的电平上的第二参考电压，使得所述第一和第二参考电压之一被指定为参考地电位、以及被称为信号触点的第三对触点适合于连接到所述的成对传输线上，其特征在于：
所述的每个相应的信号触点具有邻近触点，所述邻近触点的至少一个触点是所述第一对触点之中的一个触点，而至少一个触点是所述第二对触点之中的一个触点。
2.按权利要求1的装置，其中所述成对的传输线包括两部分以用于同时传输并联的差动电信号，每个部分被连接在不同的信号触点上。
3.按权利要求1的装置，其中所述的第一和第二参考电压对应于所述集成电路的电源电压，其中一个被称为高电压的电源电压高于另一个被称为低电压的电源电压，一个单个的电源电压对应于地电位，由此按照地电位是否对应于高或低电压来分别实现两种不同的供电配置可能性，这被称为正的和负的配置。
4.按权利要求3的装置，其中所述成对的传输线与一对适合于以反方向传送所述电信号的回馈线相关，其特征在于，所述适合于接收地电位的成对触点适合于连接到所述成对的回馈线上。
5.按权利要求1-4之一的装置，其中所述成对的触点相对于与所述集成电路平面相垂直的平面呈对称地布置，而且从隔开所述传输线的中心点处与该传输线呈平行地延伸。
6.按权利要求1-4之一的装置，其中所述的集成电路被集成在一个外壳内，其特征在于所述的信号触点被布置在该外壳的边缘以便直接接入到所述的传输线。
7.按权利要求6的装置，其中所述的外壳是球栅阵列型的。
8.电信设备，包括权利要求1-7之一的装置。
CNB021499233A 2001-11-13 2002-11-08 用于对地或电源而屏蔽传输线的装置 Expired - Fee Related CN1331225C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR01/14664 2001-11-13
FR0114664 2001-11-13

Publications (2)

Publication Number Publication Date
CN1419287A CN1419287A (zh) 2003-05-21
CN1331225C true CN1331225C (zh) 2007-08-08

Family

ID=8869341

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB021499233A Expired - Fee Related CN1331225C (zh) 2001-11-13 2002-11-08 用于对地或电源而屏蔽传输线的装置

Country Status (6)

Country Link
US (1) US6791165B2 (zh)
EP (1) EP1310995A3 (zh)
JP (1) JP4454926B2 (zh)
KR (1) KR20030040071A (zh)
CN (1) CN1331225C (zh)
TW (1) TW200408091A (zh)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6700181B1 (en) * 2002-11-19 2004-03-02 Inphi Corporation Method and system for broadband transition from IC package to motherboard
EP1796160A1 (en) * 2004-08-20 2007-06-13 Rohm Co., Ltd. Semiconductor device, power supply apparatus using the same, and electronic device
US7294976B1 (en) 2005-09-23 2007-11-13 Advanced Micro Devices, Inc. Split power supply subsystem with isolated voltage supplies to satisfy a predetermined power limit
JP4595823B2 (ja) * 2006-01-24 2010-12-08 株式会社デンソー ボールグリッドアレイ
JP5336700B2 (ja) * 2006-11-30 2013-11-06 ローム株式会社 半導体装置およびそれを用いた電子機器
JP5034095B2 (ja) * 2007-07-13 2012-09-26 株式会社リコー プリント配線基板および電子装置
JP5028357B2 (ja) * 2008-08-07 2012-09-19 キヤノン株式会社 差動伝送回路
JP2010010492A (ja) * 2008-06-27 2010-01-14 Sony Corp 半導体装置および半導体集積回路
WO2009157492A1 (en) 2008-06-27 2009-12-30 Canon Kabushiki Kaisha Differential transmission circuit
KR100951667B1 (ko) * 2008-08-19 2010-04-07 주식회사 하이닉스반도체 패드를 포함하는 반도체 메모리 장치
TWI407421B (zh) 2009-02-17 2013-09-01 Au Optronics Corp 用於驅動一液晶顯示面板之驅動裝置
CN101494040B (zh) * 2009-03-06 2013-05-08 友达光电股份有限公司 用于驱动一液晶显示面板的驱动装置
JP5351063B2 (ja) 2010-01-13 2013-11-27 株式会社アドバンテスト コンタクト装置及び回路パッケージ
JP5416269B2 (ja) * 2012-12-11 2014-02-12 古河電気工業株式会社 並列光伝送装置
JP2015153808A (ja) * 2014-02-12 2015-08-24 ソニー株式会社 半導体チップ、および、半導体モジュール
CN106104792B (zh) * 2014-03-24 2018-09-18 技术研究组合光电子融合基盘技术研究所 用于将ic芯片搭载在基板上的基板上的焊盘阵列结构、以及具有该焊盘阵列结构的光模块
JP6527420B2 (ja) * 2015-07-31 2019-06-05 ルネサスエレクトロニクス株式会社 半導体装置
WO2018042518A1 (ja) * 2016-08-30 2018-03-08 株式会社日立製作所 半導体装置及びプリント基板
US10044155B1 (en) * 2017-05-10 2018-08-07 Qualcomm Incorporated Connector for connecting a device to a plurality of pads arranged at different radial distances from the source
TWI684245B (zh) * 2018-08-29 2020-02-01 財團法人工業技術研究院 差動訊號傳輸電路板
KR20230031532A (ko) 2021-08-27 2023-03-07 삼성전자주식회사 메모리 장치 및 그 동작 방법

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5955789A (en) * 1997-04-16 1999-09-21 International Business Machines Corporation Ball grid array module
US6215184B1 (en) * 1998-02-19 2001-04-10 Texas Instruments Incorporated Optimized circuit design layout for high performance ball grid array packages

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3014503B2 (ja) * 1991-08-05 2000-02-28 日本特殊陶業株式会社 集積回路用パッケージ
US5714801A (en) * 1995-03-31 1998-02-03 Kabushiki Kaisha Toshiba Semiconductor package
US5796170A (en) * 1996-02-15 1998-08-18 Northern Telecom Limited Ball grid array (BGA) integrated circuit packages
US5686764A (en) * 1996-03-20 1997-11-11 Lsi Logic Corporation Flip chip package with reduced number of package layers
US6057600A (en) * 1997-11-27 2000-05-02 Kyocera Corporation Structure for mounting a high-frequency package
US5994766A (en) * 1998-09-21 1999-11-30 Vlsi Technology, Inc. Flip chip circuit arrangement with redistribution layer that minimizes crosstalk
US6373447B1 (en) * 1998-12-28 2002-04-16 Kawasaki Steel Corporation On-chip antenna, and systems utilizing same
JP2000349192A (ja) * 1999-06-07 2000-12-15 Canon Inc 半導体集積回路およびプリント配線板
US6329702B1 (en) * 2000-07-06 2001-12-11 Tyco Electronics Corporation High frequency carrier
US6563299B1 (en) * 2000-08-30 2003-05-13 Micron Technology, Inc. Apparatus for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer
US20020113309A1 (en) * 2001-01-04 2002-08-22 Siamak Fazelpour Shielding of RF devices
JP4536942B2 (ja) * 2001-02-09 2010-09-01 三菱電機株式会社 高周波用集積回路及びこれを用いた高周波回路装置
JP4623850B2 (ja) * 2001-03-27 2011-02-02 京セラ株式会社 高周波半導体素子収納用パッケージおよびその実装構造
JP2003068928A (ja) * 2001-08-28 2003-03-07 Kyocera Corp 高周波用配線基板の実装構造
US6603193B2 (en) * 2001-09-06 2003-08-05 Silicon Bandwidth Inc. Semiconductor package
US6635958B2 (en) * 2001-12-03 2003-10-21 Dover Capital Formation Group Surface mount ceramic package
US20030198032A1 (en) * 2002-04-23 2003-10-23 Paul Collander Integrated circuit assembly and method for making same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5955789A (en) * 1997-04-16 1999-09-21 International Business Machines Corporation Ball grid array module
US6215184B1 (en) * 1998-02-19 2001-04-10 Texas Instruments Incorporated Optimized circuit design layout for high performance ball grid array packages

Also Published As

Publication number Publication date
CN1419287A (zh) 2003-05-21
EP1310995A2 (fr) 2003-05-14
US6791165B2 (en) 2004-09-14
TW200408091A (en) 2004-05-16
JP4454926B2 (ja) 2010-04-21
US20030102536A1 (en) 2003-06-05
JP2003249904A (ja) 2003-09-05
EP1310995A3 (fr) 2010-10-20
KR20030040071A (ko) 2003-05-22

Similar Documents

Publication Publication Date Title
CN1331225C (zh) 用于对地或电源而屏蔽传输线的装置
KR100461260B1 (ko) 특정 배열의 신호 콘택과 접지 콘택을 구비한 커넥터
CN103548214B (zh) 高速输入/输出连接接口元件、线缆组件和串扰减小的互连系统
US8410874B2 (en) Vertical quasi-CPWG transmission lines
US6235997B1 (en) LSI package with equal length transmission Lines
MXPA02000497A (es) Sistema de interconexion de alta velocidad, alta densidad para aplicaciones de transmision de un solo extremo y diferencial.
US20090251876A1 (en) Printed circuit board
US9775243B2 (en) Module compliance boards for quad small form-factor pluggable (QSFP) devices
CN104602449B (zh) 用于毫米波电路板的系统和方法
CN102859685A (zh) 用于收发器封装的互连图案
US5925925A (en) Three-dimensional integrated circuit package having conductors at different fixed potentials
CN104996001B (zh) 用于连接用于高速数据传输的电引线的电连接接口
US6816025B2 (en) Cross talk compensation circuit
US6314182B1 (en) External filter box
CN210723404U (zh) 板对板连接器总成
US7901248B2 (en) Plug connector and multilayer board
US20070093080A1 (en) Pin contact with direct in-line connection to equalization component
US20110199737A1 (en) Semiconductor package
JPH04147577A (ja) 同軸フラットケーブル用多極電気コネクタ
CN113453415B (zh) 信号传输电路以及印刷电路板
US6495911B1 (en) Scalable high frequency integrated circuit package
US4908735A (en) Electronic apparatus reducing generation of electro magnetic interference
US7449788B2 (en) Chip structure with arrangement of side pads
US5652553A (en) Signal transmission between modules connected to a common backplane
CN218959183U (zh) 印刷电路板和电子装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: NXP CO., LTD.

Free format text: FORMER OWNER: ROYAL PHILIPS ELECTRONICS CO., LTD.

Effective date: 20070824

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20070824

Address after: Holland Ian Deho Finn

Patentee after: Koninkl Philips Electronics NV

Address before: Holland Ian Deho Finn

Patentee before: Koninklike Philips Electronics N. V.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20070808

Termination date: 20171108