CN117099213A - 半导体装置及其制造方法 - Google Patents
半导体装置及其制造方法 Download PDFInfo
- Publication number
- CN117099213A CN117099213A CN202180096092.6A CN202180096092A CN117099213A CN 117099213 A CN117099213 A CN 117099213A CN 202180096092 A CN202180096092 A CN 202180096092A CN 117099213 A CN117099213 A CN 117099213A
- Authority
- CN
- China
- Prior art keywords
- region
- semiconductor layer
- contact
- semiconductor device
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/665—Vertical DMOS [VDMOS] FETs having edge termination structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
- H10D62/107—Buried supplementary regions, e.g. buried guard rings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/393—Body regions of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
- H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
- H10D62/8325—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/22—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/62—Electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/031—Manufacture or treatment of isolation regions comprising PN junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/30—Isolation regions comprising PN junctions
Landscapes
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021-051536 | 2021-03-25 | ||
| JP2021051536A JP7543960B2 (ja) | 2021-03-25 | 2021-03-25 | 半導体装置とその製造方法 |
| PCT/JP2021/039895 WO2022201617A1 (ja) | 2021-03-25 | 2021-10-28 | 半導体装置とその製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117099213A true CN117099213A (zh) | 2023-11-21 |
Family
ID=83395300
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202180096092.6A Pending CN117099213A (zh) | 2021-03-25 | 2021-10-28 | 半导体装置及其制造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20230395710A1 (https=) |
| JP (1) | JP7543960B2 (https=) |
| CN (1) | CN117099213A (https=) |
| WO (1) | WO2022201617A1 (https=) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7717010B2 (ja) * | 2022-03-08 | 2025-08-01 | 株式会社デンソー | 半導体装置 |
| US12154895B2 (en) * | 2022-06-02 | 2024-11-26 | Nanya Technology Corporation | Semiconductor device with guard ring |
| US12176342B2 (en) * | 2022-06-02 | 2024-12-24 | Nanya Technology Corporation | Method for fabricating semiconductor device with guard ring |
| WO2025084070A1 (ja) * | 2023-10-16 | 2025-04-24 | ローム株式会社 | 半導体装置 |
| CN121040233A (zh) * | 2023-11-29 | 2025-11-28 | 富士电机株式会社 | 半导体装置 |
| WO2025121295A1 (ja) * | 2023-12-04 | 2025-06-12 | 住友電気工業株式会社 | 炭化珪素半導体装置 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03180074A (ja) * | 1989-12-08 | 1991-08-06 | Fujitsu Ltd | 半導体装置 |
| JP2008085188A (ja) * | 2006-09-28 | 2008-04-10 | Sanyo Electric Co Ltd | 絶縁ゲート型半導体装置 |
| JP2009141185A (ja) | 2007-12-07 | 2009-06-25 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP2011124464A (ja) | 2009-12-14 | 2011-06-23 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP5531787B2 (ja) | 2010-05-31 | 2014-06-25 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
| US9362370B2 (en) | 2012-10-30 | 2016-06-07 | Panasonic Intellectual Property Management Co., Ltd. | Silicon carbide semiconductor device having nitrogen-containing silicon alloy for ohmic contact to P-type impurity region |
| KR20150076814A (ko) | 2013-12-27 | 2015-07-07 | 삼성전기주식회사 | 전력 반도체 소자 |
| JP2017220644A (ja) * | 2016-06-10 | 2017-12-14 | サンケン電気株式会社 | 半導体装置 |
| US9887287B1 (en) | 2016-12-08 | 2018-02-06 | Cree, Inc. | Power semiconductor devices having gate trenches with implanted sidewalls and related methods |
| US10693002B2 (en) * | 2017-09-07 | 2020-06-23 | Fuji Electric Co., Ltd. | Semiconductor device |
| JP7139596B2 (ja) | 2017-12-06 | 2022-09-21 | 富士電機株式会社 | 半導体装置及びその製造方法 |
| JP7103154B2 (ja) * | 2018-10-19 | 2022-07-20 | 株式会社デンソー | 半導体装置とその製造方法 |
| JP7140148B2 (ja) | 2019-02-27 | 2022-09-21 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
| DE212020000485U1 (de) | 2019-05-22 | 2021-07-19 | Rohm Co., Ltd. | SiC-Halbleiterbauteil |
| JP7443702B2 (ja) * | 2019-09-10 | 2024-03-06 | 富士電機株式会社 | 半導体装置 |
| CN112038234B (zh) * | 2020-08-13 | 2022-11-22 | 杭州芯迈半导体技术有限公司 | SiC MOSFET器件及其制造方法 |
-
2021
- 2021-03-25 JP JP2021051536A patent/JP7543960B2/ja active Active
- 2021-10-28 CN CN202180096092.6A patent/CN117099213A/zh active Pending
- 2021-10-28 WO PCT/JP2021/039895 patent/WO2022201617A1/ja not_active Ceased
-
2023
- 2023-08-18 US US18/451,980 patent/US20230395710A1/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| JP2022149402A (ja) | 2022-10-06 |
| WO2022201617A1 (ja) | 2022-09-29 |
| JP7543960B2 (ja) | 2024-09-03 |
| US20230395710A1 (en) | 2023-12-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10236372B2 (en) | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | |
| US10546950B2 (en) | Semiconductor device | |
| CN117099213A (zh) | 半导体装置及其制造方法 | |
| US11139376B2 (en) | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | |
| WO2011013380A1 (en) | Manufacturing method of semiconductor apparatus and semiconductor apparatus | |
| US12159903B2 (en) | Power semiconductor device and method of fabricating the same | |
| WO2010110246A1 (ja) | 半導体装置 | |
| CN115706166B (zh) | 场效应晶体管及其制造方法 | |
| JP7593225B2 (ja) | 炭化珪素半導体装置 | |
| US12205983B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
| JP2024177672A (ja) | 半導体装置 | |
| JP7017733B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2019102556A (ja) | 半導体装置および半導体装置の製造方法 | |
| CN107958936A (zh) | 半导体器件以及用于制造半导体器件的方法 | |
| JP2019160901A (ja) | 半導体装置 | |
| KR102379156B1 (ko) | 전력 반도체 소자 및 그 제조 방법 | |
| US12520551B2 (en) | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | |
| US20230299144A1 (en) | Silicon carbide semiconductor device | |
| US20240014255A1 (en) | Metal-oxide-semiconductor field-effect transistor device, and manufacturing method therefor | |
| US20230387291A1 (en) | Silicon carbide semiconductor device | |
| KR102417147B1 (ko) | 전력 반도체 소자 및 그 제조 방법 | |
| CN117581382A (zh) | 半导体装置和半导体装置的制造方法 | |
| JP7006389B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| US20260047129A1 (en) | Silicon carbide semiconductor device | |
| KR102417148B1 (ko) | 전력 반도체 소자 및 그 제조방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |