CN116137283A - 半导体超结功率器件 - Google Patents
半导体超结功率器件 Download PDFInfo
- Publication number
- CN116137283A CN116137283A CN202111359635.7A CN202111359635A CN116137283A CN 116137283 A CN116137283 A CN 116137283A CN 202111359635 A CN202111359635 A CN 202111359635A CN 116137283 A CN116137283 A CN 116137283A
- Authority
- CN
- China
- Prior art keywords
- type
- region
- power device
- jfet
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 37
- 210000000746 body region Anatomy 0.000 claims abstract description 31
- 230000010355 oscillation Effects 0.000 abstract description 3
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
本发明实施例提供的一种半导体超结功率器件,包括n型漏区、n型漂移区、多个p型柱;所述多个p型柱中的每个p型柱的宽度相等,且相邻的两个所述p型柱之间的间距相等;所述多个p型柱中的每个所述p型柱的顶部分别设有与所述p型柱一一对应的p型体区,所述p型体区的宽度均相等;所述p型体区内设有n型源区,控制所述n型源区与所述n型漂移区之间的电流沟道的开启和关断的栅极结构;位于所述n型漂移区上方且介于相邻的所述p型体区之间的JFET区,所述JFET区设有两种或两种以上的不同宽度。本发明可以使得半导体超结功率器件在开启或关断时的栅漏电容突变速度降低,减小半导体超结功率器件的栅极电压震荡。
Description
技术领域
本发明属于半导体功率器件技术领域,特别是涉及一种半导体超结功率器件。
背景技术
半导体超结功率器件是基于电荷平衡技术,可以降低导通电阻和寄生电容,使得半导体超结功率器件具有极快的开关特性,可以降低开关损耗,实现更高的功率转换效率。现有技术的半导体超结功率器件在开启和关断时,栅漏电容(Cgd)会发生突变,这使得半导体超结功率器件的栅极电压震荡严重。
发明内容
有鉴于此,本发明的目的是提供一种半导体超结功率器件,以解决现有技术中的半导体超结功率器件的栅漏电容突变问题。
本发明实施例提供的一种半导体超结功率器件,包括终端区和元胞区,所述元胞区包括:
n型漏区、n型漂移区和多个p型柱,所述多个p型柱中的每个p型柱的宽度相等,且相邻的两个所述p型柱之间的间距相等;
所述多个p型柱中的每个所述p型柱的顶部分别设有与所述p型柱一一对应的p型体区,所述p型体区的宽度均相等;
所述p型体区内设有n型源区,控制所述n型源区与所述n型漂移区之间的电流沟道的开启和关断的栅极结构;
位于所述n型漂移区上方且介于相邻的所述p型体区之间的JFET区,所述JFET区设有两种或两种以上的不同宽度。
可选的,所述JFET区的宽度依次设为:C、C+1D、C、C+1D、C、…;或者依次设为:C、C+1D、…、C+nD、C+(n-1)D、…、C、C+1D、…、C+nD、C+(n-1)D、…、C、…;或者依次设为:C、C、…、C+1D、C+1D、…、C+nD、C+nD、…、C+(n-1)D、C+(n-1)D、…、C、C、…,其中:n≥2且n为整数,C为JFET区的基本宽度且C>0;D为JFET区的变化的宽度且D>0。
可选的,所述栅极结构包括覆盖电流沟道区和所述JFET区的栅介质层,以及位于所述栅介质层之上的栅极。
可选的,所述栅极结构包括覆盖电流沟道区的栅介质层,以及位于所述栅介质层之上的栅极,所述栅极在所述JFET区上方断开。
本发明的一种半导体超结功率器件的元胞区内,采用两种或两种以上不同宽度的JFET区结构,能够使得半导体超结功率器件在开启或关断时的栅漏电容突变速度降低,减小了半导体超结功率器件的栅极电压震荡。
附图说明
为了更加清楚地说明本发明示例性实施例的技术方案,下面对描述实施例中所需要用到的附图做一简单介绍。
图1是本发明提供的半导体超结功率器件的第一个实施例的剖面结构示意图;
图2是本发明提供的半导体超结功率器件的第二个实施例的剖面结构示意图。
具体实施方式
以下将结合本发明实施例中的附图,通过具体方式,完整地描述本发明的技术方案。显然,所描述的实施例是本发明的一部分实施例,而不是全部的实施例。同时,为清楚地说明本发明的具体实施方式,说明书附图中所列图形大小并不代表实际尺寸,说明书附图是示意性的,不应限定本发明的范围。
图1是本发明提供的半导体超结功率器件的第一个实施例的剖面结构示意图,如图1所示,本发明实施例提供的一种半导体超结功率器件,包括n型漏区20,n型漏区20可以通过金属层外接漏极电压。位于n型漏区20之上的n型漂移区21。
多个p型柱22,为了方便展示和说明,图1中仅示例性的示出了三个p型柱22。多个p型柱22中的每个p型柱22的宽度相等,且相邻的两个p型柱22之间的间距相等,p型柱22与相邻的n型漂移区21之间形成电荷平衡的pn结结构。
多个p型柱22中的每个p型柱22的顶部分别设有与p型柱22一一对应的p型体区,图1中示例性的示出了p型体区23a、p型体区23b和p型体区23c三个p型体区,p型体区的宽度均相等。将p型体区的宽度设置为均相等,可以使得每个p型体区的版图设计尺寸均相同,同时每个n型源区的版图设计尺寸也相同,简化半导体超结功率器件的设计,进一步的,可以使得每个p型体区内的电流沟道长度均相等,这不会影响半导体超结功率器件的一致性。
位于n型漂移区21上方且介于相邻的p型体区之间的JFET区,JFET区是超结功率器件内寄生的结型场效应管区域。图1中示例性的示出了JFET区25a、JFET区25b、JFET区25c和JFET区25d四个JFET区,JFET区设有两种或两种以上的不同宽度,示例性的,图1中JFET区25b的宽度设定为a1,JFET区25c的宽度设定为a2。
由于多个p型柱22中的每个p型柱22的宽度相等,且相邻的p型柱22之间的间距相等,同时p型体区的宽度均相等,为实现JFET区具有两种或两种以上的不同宽度,需要将部分p型体区相对于其对应的p型柱22进行偏移,示例性的,在图1中,p型体区23a和p型体区23c与其对应的p型柱22的对称轴线重合,p型体区23b的对称轴线与其对应的p型柱22的对称轴线向右偏移距离b,由此,JFET区25b的宽度a1与JFET区25c的宽度a2的差为2b。
通过设定一个或多个p型体区的偏移,可以使得JFET区具有两种或两种以上的不同宽度,优选的,JFET区的宽度依次设为:C、C+1D、C、C+1D、C、…,即至少部分JFET区的宽度具有两种不同的宽度值,并依次间隔循环设置,;或者依次设为:C、C+1D、…、C+nD、C+(n-1)D、…、C、C+1D、…、C+nD、C+(n-1)D、…、C、…,即至少部分JFET区的宽度先依次增大,再依次减小,再依次增大,再依次减小,如此循环;或者依次设为:C、C、…、C+1D、C+1D、…、C+nD、C+nD、…、C+(n-1)D、C+(n-1)D、…、C、C、…,即JFET区包括多个JFET区组,同一JFET区组中的JFET区的宽度相同,不同JFET区组中的JFET区的宽度先依次增大,再依次减小,如此循环,其中:n≥2且n为整数;C为JFET区的基本宽度且C>0;D为JFET区的变化的宽度且D>0,n、C、D的具体数值依据产品设计要求确定。通过设置不同宽度的JFET区结构,半导体超结功率器件在开启和关断时,随着源漏电压的上升,JFET区被逐渐耗尽,且宽度小的JFET区会被先耗尽,栅漏电容会在这个源漏电压点突然下降;然后,随着源漏电压的进一步上升,宽度稍宽的JFET区会被依次耗尽,栅漏电容会在这些源漏电压点依次突然下降,从而,半导体超结功率器件的栅漏电容的突变点被分到几个不同的源漏电压点上,这使得半导体超结功率器件在开启和关断时的栅漏电容突变速度降低,减小了半导体超结功率器件的栅极电压震荡。
在每个p型体区内均设有n型源区24,控制n型源区24与n型漂移区21之间的电流沟道的开启和关断的栅极结构,在图1中,栅极结构包括覆盖器件的电流沟道区和JFET区的栅介质层26,以及位于所述栅介质层26之上的栅极27,该结构可以称之为全栅结构的栅极。
图2是本发明提供的半导体超结功率器件的第二个实施例的剖面结构示意图,与图1所示的半导体超结功率器件相比,图2中的半导体超结功率器件的栅极结构包括覆盖电流沟道区的栅介质层26,以及位于所述栅介质层之26上的栅极27,栅极27在JFET区上方断开,该结构可以称之为分栅结构的栅极。
以上具体实施方式及实施例是对本发明的技术思想的具体支持,不能以此限定本发明的保护范围,凡是按照本发明提出的技术思想,在本技术方案基础上所做的任何等同变化或等效的改动,均仍属于本发明技术方案保护的范围。
Claims (4)
1.半导体超结功率器件,其特征在于,包括终端区和元胞区,所述元胞区包括:
n型漏区、n型漂移区和多个p型柱,所述多个p型柱中的每个p型柱的宽度相等,且相邻的两个所述p型柱之间的间距相等;
所述多个p型柱中的每个所述p型柱的顶部分别设有与所述p型柱一一对应的p型体区,所述p型体区的宽度均相等;
所述p型体区内设有n型源区,控制所述n型源区与所述n型漂移区之间的电流沟道的开启和关断的栅极结构;
位于所述n型漂移区上方且介于相邻的所述p型体区之间的JFET区,所述JFET区设有两种或两种以上的不同宽度。
2.根据权利要求1所述的半导体超结功率器件,其特征在于,所述JFET区的宽度依次设为:C、C+1D、C、C+1D、C、…;或者依次设为:C、C+1D、…、C+nD、C+(n-1)D、…、C、C+1D、…、C+nD、C+(n-1)D、…、C、…;或者依次设为:C、C、…、C+1D、C+1D、…、C+nD、C+nD、…、C+(n-1)D、C+(n-1)D、…、C、C、…,其中:n≥2且n为整数,C为JFET区的基本宽度且C>0;D为JFET区的变化的宽度且D>0。
3.根据权利要求1所述的半导体超结功率器件,其特征在于,所述栅极结构包括覆盖电流沟道区和所述JFET区的栅介质层,以及位于所述栅介质层之上的栅极。
4.根据权利要求1所述的半导体超结功率器件,其特征在于,所述栅极结构包括覆盖电流沟道区的栅介质层,以及位于所述栅介质层之上的栅极,所述栅极在所述JFET区上方断开。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111359635.7A CN116137283A (zh) | 2021-11-17 | 2021-11-17 | 半导体超结功率器件 |
KR1020237001408A KR20230074465A (ko) | 2021-11-17 | 2022-06-14 | 반도체 초접합 전력 소자 |
JP2023501873A JP7471715B2 (ja) | 2021-11-17 | 2022-06-14 | 半導体超接合パワーデバイス |
PCT/CN2022/098644 WO2023087685A1 (zh) | 2021-11-17 | 2022-06-14 | 半导体超结功率器件 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111359635.7A CN116137283A (zh) | 2021-11-17 | 2021-11-17 | 半导体超结功率器件 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116137283A true CN116137283A (zh) | 2023-05-19 |
Family
ID=86332946
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202111359635.7A Pending CN116137283A (zh) | 2021-11-17 | 2021-11-17 | 半导体超结功率器件 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP7471715B2 (zh) |
KR (1) | KR20230074465A (zh) |
CN (1) | CN116137283A (zh) |
WO (1) | WO2023087685A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117497600B (zh) * | 2023-12-28 | 2024-05-07 | 深圳天狼芯半导体有限公司 | 超结碳化硅晶体管的结构、制造方法及电子设备 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3973395B2 (ja) | 2001-10-16 | 2007-09-12 | 株式会社豊田中央研究所 | 半導体装置とその製造方法 |
KR100873419B1 (ko) | 2002-06-18 | 2008-12-11 | 페어차일드코리아반도체 주식회사 | 높은 항복 전압, 낮은 온 저항 및 작은 스위칭 손실을갖는 전력용 반도체 소자 |
US8106453B2 (en) * | 2006-01-31 | 2012-01-31 | Denso Corporation | Semiconductor device having super junction structure |
JP5217158B2 (ja) | 2006-01-31 | 2013-06-19 | 株式会社デンソー | 半導体装置 |
US9515137B2 (en) * | 2013-02-21 | 2016-12-06 | Infineon Technologies Austria Ag | Super junction semiconductor device with a nominal breakdown voltage in a cell area |
US10062749B2 (en) | 2013-06-18 | 2018-08-28 | Monolith Semiconductor Inc. | High voltage semiconductor devices and methods of making the devices |
US9331197B2 (en) | 2013-08-08 | 2016-05-03 | Cree, Inc. | Vertical power transistor device |
CN104952928A (zh) * | 2015-04-30 | 2015-09-30 | 苏州东微半导体有限公司 | 一种栅漏电容缓变的超结功率器件及其制造方法 |
US10411116B2 (en) | 2015-04-30 | 2019-09-10 | Suzhou Oriental Semiconductor Co., Ltd. | Semiconductor super-junction power device and manufacturing method therefor |
CN105428397B (zh) * | 2015-11-17 | 2019-07-02 | 深圳尚阳通科技有限公司 | 超结器件及其制造方法 |
CN107464837B (zh) * | 2017-08-07 | 2020-07-31 | 电子科技大学 | 一种超结功率器件 |
CN107516678A (zh) * | 2017-08-07 | 2017-12-26 | 电子科技大学 | 一种超结功率器件 |
CN111200025A (zh) | 2018-11-20 | 2020-05-26 | 深圳尚阳通科技有限公司 | 超结器件及其制造方法 |
JP7349089B2 (ja) | 2019-05-09 | 2023-09-22 | 国立研究開発法人産業技術総合研究所 | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 |
-
2021
- 2021-11-17 CN CN202111359635.7A patent/CN116137283A/zh active Pending
-
2022
- 2022-06-14 JP JP2023501873A patent/JP7471715B2/ja active Active
- 2022-06-14 KR KR1020237001408A patent/KR20230074465A/ko not_active Application Discontinuation
- 2022-06-14 WO PCT/CN2022/098644 patent/WO2023087685A1/zh active Application Filing
Also Published As
Publication number | Publication date |
---|---|
JP2023554208A (ja) | 2023-12-27 |
WO2023087685A1 (zh) | 2023-05-25 |
JP7471715B2 (ja) | 2024-04-22 |
KR20230074465A (ko) | 2023-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9490250B2 (en) | Half-bridge circuit with a low-side transistor and a level shifter transistor integrated in a common semiconductor body | |
KR101668168B1 (ko) | 활성 드리프트 구역을 갖는 반도체 장치 | |
CN107408574B (zh) | 一种半导体超级结功率器件及其制造方法 | |
CN108701709A (zh) | 用于垂直功率晶体管的终端区域架构 | |
US20160013280A1 (en) | Semiconductor Device Comprising a Field Electrode | |
US8421147B2 (en) | MOS transistor with elevated gate drain capacity | |
CN106887451B (zh) | 超结器件及其制造方法 | |
CN116137283A (zh) | 半导体超结功率器件 | |
CN116031303B (zh) | 超结器件及其制作方法和电子器件 | |
CN115332338B (zh) | 一种调节动态特性的超结vdmos器件及制备方法 | |
US20160189887A1 (en) | Bidirectionally blocking electronic switch arrangement | |
WO2023087714A1 (zh) | 半导体超结功率器件 | |
CN102522338A (zh) | 高压超结mosfet结构及p型漂移区形成方法 | |
CN116137289A (zh) | 半导体超结功率器件 | |
CN103280455B (zh) | 横向扩散型低导通电阻mos器件 | |
CN116825829A (zh) | 半导体超结功率器件 | |
CN116613190B (zh) | 一种超结器件及电子器件 | |
CN219937052U (zh) | 一种超结器件和电子器件 | |
CN113629128B (zh) | 半导体器件 | |
CN115881791A (zh) | 半导体超结功率器件 | |
CN219937051U (zh) | 一种超结器件及电子器件 | |
CN112885827B (zh) | 一种半导体超结功率器件 | |
US10957791B2 (en) | Power device with low gate charge and low figure of merit | |
CN115332339A (zh) | 一种调节动态特性的超结vdmos器件及制备方法 | |
CN118231446A (zh) | 半导体超结功率器件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |