CN114839803A - 显示设备及其制造方法 - Google Patents

显示设备及其制造方法 Download PDF

Info

Publication number
CN114839803A
CN114839803A CN202210482239.1A CN202210482239A CN114839803A CN 114839803 A CN114839803 A CN 114839803A CN 202210482239 A CN202210482239 A CN 202210482239A CN 114839803 A CN114839803 A CN 114839803A
Authority
CN
China
Prior art keywords
conductive
film
display panel
display device
acf
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210482239.1A
Other languages
English (en)
Inventor
金珉奭
金种焕
曹荣敏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Display Co Ltd filed Critical Samsung Display Co Ltd
Publication of CN114839803A publication Critical patent/CN114839803A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/13306—Circuit arrangements or driving methods for the control of single liquid crystal cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13458—Terminal pads
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136204—Arrangements to prevent high voltage or static electricity failures
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/147—Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • H05K3/323—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/36—Assembling printed circuits with other printed circuits
    • H05K3/361—Assembling flexible printed circuits with other printed circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00—Organic light-emitting devices
    • H10K50/80—Constructional details
    • H10K50/84—Passivation; Containers; Encapsulations
    • H10K50/841—Self-supporting sealing arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/131—Interconnections, e.g. wiring lines or terminals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K77/00—Constructional details of devices covered by this subclass and not covered by groups H10K10/80, H10K30/80, H10K50/80 or H10K59/80
    • H10K77/10—Substrates, e.g. flexible substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/1413—Square or rectangular array
    • H01L2224/14131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16153—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/16155—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/271—Manufacture and pre-treatment of the layer connector preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
    • H01L2224/27312—Continuous flow, e.g. using a microsyringe, a pump, a nozzle or extrusion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2733—Manufacturing methods by local deposition of the material of the layer connector in solid form
    • H01L2224/27334—Manufacturing methods by local deposition of the material of the layer connector in solid form using preformed layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/275—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
    • H01L2224/2755—Selective modification
    • H01L2224/27552—Selective modification using a laser or a focussed ion beam [FIB]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29075—Plural core members
    • H01L2224/29078—Plural core members being disposed next to each other, e.g. side-to-side arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29075—Plural core members
    • H01L2224/2908—Plural core members being stacked
    • H01L2224/29082—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29075—Plural core members
    • H01L2224/2908—Plural core members being stacked
    • H01L2224/29083—Three-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29499—Shape or distribution of the fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
    • H01L2224/305—Material
    • H01L2224/30505—Layer connectors having different materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862—Heat curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/8388—Hardening the adhesive by cooling, e.g. for thermoplastics or hot-melt adhesives
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9211—Parallel connecting processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04—Assemblies of printed circuits
    • H05K2201/042—Stacked spaced PCBs; Planar parts of folded flexible circuits having mounted components in between or spaced from each other
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04—Assemblies of printed circuits
    • H05K2201/049—PCB for one component, e.g. for mounting onto mother PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/05—Flexible printed circuits [FPCs]
    • H05K2201/056—Folded around rigid support or component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10128—Display
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10128—Display
    • H05K2201/10136—Liquid Crystal display [LCD]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/549—Organic PV cells
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nonlinear Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

提供一种显示设备及其制造方法。所述显示设备包括：显示面板，包括下基体基底和设置在下基体基底上的连接部；柔性电路板，附着在显示面板的侧表面上，并包括基体膜和设置在基体膜上的导电图案；导电部，设置在显示面板的侧表面与柔性电路板之间，导电部通过使用导电膏形成；第一ACF膜(各向异性导电膜)，设置在显示面板的侧表面与导电部之间；以及第二ACF膜，设置在导电部与柔性电路板之间。第一ACF膜在显示面板的侧表面处与连接部接触。

Description

显示设备及其制造方法
本申请是申请日为2017年09月19日、申请号为201710846857.9的发明专利申请“显示设备及其制造方法”的分案申请。
技术领域
示例性实施例涉及一种显示设备以及制造所述显示设备的方法。更具体地，示例性实施例涉及一种实施细长边框的显示设备。
背景技术
最近，由于具有轻的重量和小的尺寸，已经制造了平板显示设备。之前使用的阴极射线管(CRT)显示设备由于其性能和具有竞争力的价格而已经被使用。然而，CRT显示设备由于其尺寸和重量已经失去了人们的青睐。因此，诸如等离子显示设备、液晶显示设备和有机发光显示设备的平板显示设备由于小的尺寸、轻的重量和低的功耗而已经被高度地关注。
平板显示设备包括显示图像的显示区以及围绕显示区并且是非显示区的外围区(边框)。用于在显示区上显示图像的各种驱动电路和布线可设置在边框中。这里，边框的宽度因驱动电路和布线而增大，并且降低了整个显示设备的设计。
在该背景技术部分中公开的以上信息仅用于增强对发明构思的背景的理解，因此，它可能包含不构成在本国已被本领域普通技术人员所知晓的现有技术的信息。
发明内容
示例性实施例提供一种能够改善电接触的具有减小的边框宽度的显示设备。
示例性实施例提供一种制造显示设备的方法。
额外的方面将在下面的详细描述中进行阐述，并且部分地通过公开将是清楚的或者可通过实践发明构思而了解。
根据示例性实施例，一种显示设备包括：显示面板，包括下基体基底和设置在下基体基底上的连接部；柔性电路板，附着在显示面板的侧表面上，并包括基体膜和设置在基体膜上的导电图案；导电膏部，设置在显示面板的侧表面与柔性电路板之间；第一各向异性导电膜(ACF)膜，设置在显示面板的侧表面与导电膏部之间；以及第二ACF膜，设置在导电膏部与柔性电路板之间。连接部在显示面板的侧表面处暴露，并且第一ACF膜直接与连接部接触。
根据示例性实施例，第一ACF膜可以是非随机阵列各向异性导电膜。
根据示例性实施例，第一ACF膜可包括树脂膜和多个导电球，所述多个导电球在树脂膜中以矩阵形式布置为一层。
根据示例性实施例，第一ACF膜的树脂膜的厚度可与导电球的直径相等或者比导电球的直径小。
根据示例性实施例，显示面板可在由第一方向和与第一方向垂直的第二方向形成的平面上显示图像。第一ACF膜的导电球可在第二方向和第三方向上以矩阵形式布置。第二方向可以是显示面板的侧表面的延伸方向，第三方向与第二方向垂直并且是显示面板的厚度方向。
根据示例性实施例，第一ACF膜的导电球可以在第二方向和相对于第三方向倾斜了预定的角度的倾斜方向上以矩阵形式布置。
根据示例性实施例，第二ACF膜可以是具有随机布置在树脂膜中的多个导电球的各向异性导电膜。
根据示例性实施例，连接部可包括多条连接线。连接线可在显示面板的侧表面的延伸方向上彼此分隔开。连接线的端部可在显示面板的侧表面处暴露，并且连接线的端部与第一ACF膜接触。
根据示例性实施例，导电膏部可包括与连接线中的每条连接线对应的多条导电膏线。导电膏线可在显示面板的侧表面的延伸方向上彼此分隔开。柔性电路板的导电图案可形成为与导电膏线对应。
根据示例性实施例，柔性电路板可包括安装在基体膜上并电连接到导电图案的驱动电路部。从驱动电路部产生的信号可通过导电图案、第二ACF膜、导电膏部、第一ACF膜和连接部被提供到显示面板。
根据示例性实施例，显示面板还可包括面对下基体基底的上基体基底以及设置在上基体基底与下基体基底之间的液晶层。显示面板还可包括设置在上基体基底与下基体基底之间以密封液晶层的密封构件。第一ACF膜可与下基体基底、密封构件和上基体基底接触。
根据示例性实施例，显示面板还可包括面对下基体基底的上基体基底以及设置在上基体基底与下基体基底之间的液晶层或有机发光结构。第一ACF膜可与下基体基底和上基体基底接触。
根据示例性实施例，显示面板可还包括位于下基体基底上的覆盖层。第一ACF膜可与下基体基底和覆盖层接触。
根据示例性实施例，一种显示设备包括：显示面板，包括下基体基底和设置在下基体基底上的连接部；柔性电路板，附着在显示面板的侧表面上，并包括基体膜和设置在基体膜上的导电图案；导电膏部设置在显示面板的侧表面与柔性电路板之间；以及ACF膜，设置在导电膏部与柔性电路板之间。连接部在显示面板的侧表面处暴露，导电膏部直接与连接部接触。
根据示例性实施例，导电球可具有聚合物颗粒，金属涂覆在聚合物颗粒的表面上。
根据示例性实施例，导电球可以是焊料球。当导电膏部附着在显示面板的侧表面上时，焊料球可通过加热被焊接到连接部。
根据示例性实施例，一种制造显示设备的方法包括：设置包括连接部的显示面板，其中，连接部在显示面板的侧表面处暴露；在显示面板的侧表面上附着第一ACF膜；在第一ACF膜上形成导电膏部；在导电膏部上附着第二ACF膜；以及在第二ACF膜上附着柔性电路板。
根据示例性实施例，第一ACF膜可包括树脂膜和多个导电球，所述多个导电球在树脂膜中以矩阵形式布置为一层。
根据示例性实施例，形成导电膏部可包括：在第一ACF膜上涂覆导电膏；以及通过将导电膏图案化来形成在显示面板的侧表面的延伸方向上彼此分隔开的多条导电膏线。
根据示例性实施例，在形成导电膏部中，可使用喷墨方法在第一ACF膜上形成在显示面板的侧表面的延伸方向上彼此分隔开的多条导电膏线。
根据示例性实施例，连接部可包括多条连接线，连接线可在显示面板的侧表面的延伸方向上彼此分隔开。连接线的端部可在显示面板的侧表面处暴露，并且连接线的端部与第一ACF膜接触。导电膏部可包括与连接线中的每条连接线对应的多条导电膏线。导电膏线可在显示面板的侧表面的延伸方向上彼此分隔开。柔性电路板可包括基体膜和形成在基体膜上的导电图案。导电图案可形成为与导电膏线对应。
根据示例性实施例，显示设备包括显示面板和位于显示面板的侧表面上的柔性电路板，柔性电路板包括用于驱动显示设备的驱动电路部。柔性电路板使用第一ACF膜、导电膏部和第二ACF膜附着在侧表面上。因此，可实施具有作为非显示区的细长边框的显示设备。另外，使用第一ACF膜、导电膏部和第二ACF膜附着柔性电路板，使得可防止电接触故障。
根据示例性实施例，当倾斜地布置导电球时，即使第一ACF膜和连接部的对准有些不合适，也不会使导电球与连接部之间的电接触特性劣化。
根据示例性实施例，显示设备还可包括多个导电球或焊料球，使得柔性电路板可稳固地附着在显示面板的侧表面上，而没有任何电接触故障的问题。
前述总体描述和下面详细描述是示例性和说明性的，并旨在提供对要求保护的主题的进一步解释。
附图说明
附图示出发明构思的示例性实施例，并与描述一起用于解释发明构思的原理，其中，包括附图以提供对发明构思的进一步理解，并且将附图并入在此说明书中并且构成此说明书的一部分。
图1是示出根据示例性实施例的显示设备的透视图。
图2是沿图1的线I-I'截取的剖视图。
图3是图1的显示设备的柔性电路板和显示面板的结合部分沿与显示面板平行的平面截取的部分的局部放大剖视图。
图4A是从第一ACF膜的视角沿与方向D1相反的方向示出图1的显示设备的第一ACF膜的侧视图，并且没有示出中间元件。
图4B是从第一ACF膜的视角沿与方向D1相反的方向示出图1的显示设备的导电膏部的侧视图，并且没有示出中间元件。
图4C是示出图1的显示设备的柔性电路板的导电图案的侧视图。
图5是从第一ACF膜的视角沿与方向D1相反的方向示出根据示例性实施例的显示设备的第一ACF膜的侧视图，并且没有示出中间元件。
图6是示出根据示例性实施例的显示设备的外围区的剖视图。
图7是从第一ACF膜的视角沿与方向D1相反的方向示出图6的显示设备的第一ACF膜的侧视图，并且没有示出中间元件。
图8是示出根据示例性实施例的显示设备的外围区的剖视图。
图9是示出根据示例性实施例的显示设备的外围区的剖视图。
图10是从第一ACF膜的视角沿与方向D1相反的方向示出图9的显示设备的第一ACF膜的侧视图，并且没有示出中间元件。
图11是示出根据示例性实施例的显示设备的外围区的剖视图。
图12是从导电膏部的视角沿与方向D1相反的方向示出图11的显示设备的导电图案的侧视图，并且没有示出中间元件。
图13A、图13B、图13C、图13D、图13E、图13F、图13G、图13H和图13I是在制造图1的显示设备的方法中显示设备的外围区的剖视图和侧视图。
图14A和图14B是图9的显示设备的外围区的剖视图和侧视图。
图15A、图15B、图15C、图15D、图15E和图15F是在制造图11的显示设备的方法中显示设备的外围区的剖视图和侧视图。
具体实施方式
在以下描述中，为了解释的目的，阐述多个具体细节以提供对各种示例性实施例的彻底理解。然而，显然地，各种示例性实施例可以在没有这些具体细节的情况下实践或者在具有一个或更多个等同布置的情况下实践。在其它情况下，为了避免不必要地使各种示例性实施例模糊，以框图形式示出众所周知的结构和装置。
在附图中，为了清楚和描述的目的，会夸大层、膜、面板、区域等的尺寸和相对尺寸。另外，同样的附图标记表示同样的元件。
当元件或层被称作“在”另一元件或层“上”、“连接到”或“结合到”另一元件或层时，该层或元件可直接在所述另一元件或层上、直接连接到或结合到所述另一元件或层，或者可存在中间元件或层。然而，当元件或层被称作“直接在”另一元件或层“上”、“直接连接到”或“直接结合到”另一元件或层时，则不存在中间元件或层。为了本公开的目的，“X、Y和Z中的至少一个(种、者)”以及“从由X、Y和Z组成的组中选择的至少一个(种、者)”可被解释为仅有X、仅有Y、仅有Z或者X、Y和Z中的两个或更多个的任何组合，诸如以XYZ、XYY、YZ和ZZ为例。同样的标记始终指示同样的元件。如在此使用的，术语“和/或”包括一个或更多个相关所列项目的任何和所有组合。
尽管在此可使用术语第一、第二等来描述各种元件、组件、区域、层和/或部分，但是这些元件、组件、区域、层和/或部分不应被这些术语限制。这些术语用于将一个元件、组件、区域、层和/或部分与另一元件、组件、区域、层和/或部分区分开。因此，在不脱离本公开的教导的情况下，以下讨论的第一元件、组件、区域、层和/或部分可被命名为第二元件、组件、区域、层和/或部分。
为了描述的目的，在此可使用诸如“在……之下”、“在……下方”、“下面的”、“在……上方”和“上面的”等的空间相对术语从而描述在附图中示出的一个元件或者特征与另外的元件或者特征的关系。空间相对术语意图包括除了在附图中描绘的方位之外的设备在使用、操作和/或制造中的不同方位。例如，如果附图中的设备被翻转，那么被描述为“在”其它元件或特征“下方”或者“之下”的元件随后将会定位于“在”所述其它元件或特征“上方”。因此，示例性术语“在……下方”可包含在……上方和在……下方两种方位。此外，设备可另行定位(例如，旋转90度或在其它方位处)，并且如此，相应地解释在此使用的空间相对描述语。
在此使用的术语是为了描述具体实施例的目的而不旨在限制。如在此使用的，除非上下文另外明确地表示，否则单数形式“一个”、“一种”和“该(所述)”等也意图包括复数形式。此外，当在本说明书中使用术语“包含”、“包括”和/或其变形时，说明存在陈述的特征、整体、步骤、操作、元件、组件和/或它们的组，但是并不排除存在或附加一个或更多个其它特征、整体、步骤、操作、元件、组件和/或它们的组。
在此参照剖视图来描述各种示例性实施例，所述剖视图是理想化示例性实施例和/或中间结构的示意性图示。这样，由例如制造技术和/或公差而造成的图示的形状的变化将是预期的。因此，在此公开的示例性实施例不应被解释为局限于区域的具体的图示形状，而是要包括由例如制造而造成的形状上的偏差。这样，附图中示出的区域本质上是示意性的，它们的形状不旨在示出装置的区域的实际形状并且不旨在限制。
除非另有定义，否则这里使用的所有术语(包括技术术语和科学术语)具有与本公开是其一部分的领域的普通技术人员所通常理解的意思相同的意思。除非这里明确地这样定义，否则术语(诸如在通用字典中定义的术语)应该被解释为具有与相关领域的环境中的它们的意思一致的意思，而不将以理想的或者过于正式的含义来解释它们。
在下文中，将参照附图详细地解释发明构思。
图1是示出根据示例性实施例的显示设备的透视图。
参照图1，显示设备可包括显示面板以及附着在显示面板的侧表面上的柔性电路板400。显示面板可包括下基底100和上基底200。柔性电路板400可包括基体膜410以及设置在基体膜410上的驱动电路部430。
可在显示面板的上基底200的显示区DA中显示图像。显示面板可在显示区DA中在由第一方向D1和与第一方向D1垂直的第二方向D2形成的平面上显示图像。围绕显示区DA的外围区PA是非显示区。因此，外围区PA可对应于显示设备的边框。
柔性电路板400可附着在显示面板的侧表面上。因此，柔性电路板400可附着在下基底100和上基底200的侧表面上，从而可使不显示图像的边框宽度最小化。柔性电路板400可在与第一方向D1和第二方向D2垂直的第三方向D3上延伸，并朝向显示面板的后表面弯曲，使得驱动电路部430可与下基底100和上基底200平行。
驱动电路部430可产生用于驱动显示设备的显示面板的信号。驱动电路部430可通过柔性电路板400的导电图案(参见例如图2的420)电连接到显示面板。例如，驱动电路部430可以是安装在基体膜410上的集成电路(IC)。
图2是沿图1的线I-I'截取的剖视图。图3是图1的显示设备的柔性电路板和显示面板的结合部分沿与显示面板平行的平面截取的部分的局部放大剖视图。图4A是示出图1的显示设备的第一ACF膜的侧视图。图4B是示出图1的显示设备的导电膏部的侧视图。图4C是示出图1的显示设备的柔性电路板的导电图案的侧视图。
参照图1至图4C，显示设备可包括下基底100、上基底200和位于下基底100与上基底200之间的液晶层LC。下基底100可在显示区DA中包括下基体基底110、栅极图案、第一绝缘层130、有源图案ACT、数据图案、第二绝缘层140和像素电极150。上基底200可在显示区DA中包括上基体基底210、黑矩阵BM、滤色器CF、覆层220和共电极230。
下基体基底110可包括透明绝缘基底。例如，下基体基底110可包括玻璃基底、石英基底、透明树脂基底等。用于下基体基底110的透明树脂基底的示例可包括聚酰亚胺类树脂、丙烯酸类树脂、聚丙烯酸酯类树脂、聚碳酸酯类树脂、聚醚类树脂、含磺酸树脂或聚对苯二甲酸乙二醇酯类树脂，但是示例性实施例不限于此。
栅极图案可设置在下基体基底110上。栅极图案可包括金属、合金、导电金属氧化物、透明导电材料等。栅极图案可包括用于驱动显示设备的栅电极GE、连接部120和信号线。
第一绝缘层130可设置在其上形成有栅极图案的下基体基底110上。第一绝缘层130可包括无机绝缘材料。例如，第一绝缘层130可使栅极图案绝缘，并使用氧化硅、金属氧化物等来形成。
有源图案ACT可设置在第一绝缘层130上。有源图案ACT可包括由非晶硅(a-Si:H)组成的半导体层以及由n+非晶硅(n+a-Si:H)组成的欧姆接触层。另外，有源图案ACT可包括氧化物半导体。氧化物半导体可包括包含从由铟(In)、锌(Zn)、镓(Ga)、锡(Sn)和铪(Hf)组成的组中选择的至少一种的非晶氧化物。有源图案ACT可包括作为掺杂杂质的区域的源区和漏区以及位于源区与漏区之间的沟道区。
数据图案可设置在有源图案ACT和第一绝缘层130上。数据图案可包括金属、合金、导电金属氧化物、透明导电材料等。数据图案可包括用于驱动显示设备的源电极SE、漏电极DE和信号线。
栅电极GE、有源图案ACT、源电极SE和漏电极DE可被包括在薄膜晶体管TFT中。
第二绝缘层140可设置在有源图案ACT、数据图案和第一绝缘层130上。第二绝缘层140可包括无机绝缘材料或有机绝缘材料。例如，第二绝缘层140可包括光致抗蚀剂、丙烯酸类树脂、聚酰亚胺类树脂、聚酰胺类树脂、硅氧烷类树脂等。
在一些示例性实施例中，第二绝缘层140可具有用于充分地覆盖有源图案ACT的相对大的厚度，使得第二绝缘层140可具有基本上水平的表面。在一些示例性实施例中，第二绝缘层140可沿有源图案ACT和数据图案的轮廓均匀地形成在第一绝缘层130上。
像素电极150可设置在第二绝缘层140上。像素电极150可通过穿过第二绝缘层140形成的接触孔电连接到薄膜晶体管TFT的漏电极DE。像素电极150可包括透明导电材料。例如，像素电极150可包括氧化铟锡(ITO)、氧化铟锌(IZO)等。
上基体基底210可被设置为面对下基体基底110。上基体基底210可包括透明绝缘基底。例如，上基体基底210可包括玻璃基底、石英基底、透明树脂基底等。用于上基体基底210的透明树脂基底的示例可包括聚酰亚胺类树脂、丙烯酸类树脂、聚丙烯酸酯类树脂、聚碳酸酯类树脂、聚醚类树脂、含磺酸树脂或聚对苯二甲酸乙二醇酯类树脂，但是示例性实施例不限于此。
黑矩阵BM可设置在上基体基底210上。黑矩阵BM可包括阻挡光的材料。黑矩阵BM可与薄膜晶体管TFT叠置。
滤色器CF可设置在其上设置有黑矩阵BM的上基体基底210上。滤色器CF对穿过液晶层LC的光提供颜色。滤色器CF可包括红色滤色器、绿色滤色器和蓝色滤色器。滤色器CF与像素对应。彼此相邻的滤色器可具有不同的颜色。滤色器CF可在相邻像素的边界中与相邻的滤色器叠置。另外，滤色器CF可在相邻像素的边界中与相邻的滤色器分隔开。
覆层220可设置在滤色器CF和黑矩阵BM下方。覆层220可使滤色器CF平坦、保护滤色器CF并将滤色器CF隔离。覆层220可包括丙烯酸-环氧材料。
共电极230可设置在覆层220下方。共电极230可被设置为面对像素电极150。共电极230可包括透明导电材料。例如，共电极230可包括氧化铟锡(ITO)、氧化铟锌(IZO)等。
液晶层LC可包括具有光学各向异性的液晶分子。液晶分子被电场驱动，使得通过液晶层LC使光通过或阻挡光来显示图像。液晶层LC可被位于外围区PA中设置在下基体基底110与上基体基底210之间的密封构件250密封。
显示设备可包括下基体基底110、设置在下基体基底110上的连接部120以及上基体基底210。
参照图3，连接部120可包括多条连接线。可在显示面板的侧表面处暴露连接线的端部。连接线可在第二方向D2上彼此分隔开。因此，连接线可在彼此分隔开的情况下沿显示面板的侧表面布置。
每条连接线可通过第一ACF膜310的导电球312、导电膏线、第二ACF膜330的导电球332以及导电图案420电连接到驱动电路部430。因此，用于驱动显示设备的多个电信号可被分别施加到多条连接线。
第一ACF膜310、导电膏部320、第二ACF膜330和柔性电路板400可顺序地设置在下基体基底110的侧表面和上基体基底210的侧表面上。柔性电路板400可包括基体膜410和设置在基体膜410上的导电图案420。
第一ACF膜310可以是各向异性的导电膜。因此，第一ACF膜310可具有包括设置有多个导电球312的树脂膜的结构。导电球312可具有诸如镍(Ni)和金(Au)的金属颗粒涂覆在聚合物颗粒的表面上的结构。树脂膜可包括热固性树脂或热塑性树脂。
优选地，第一ACF膜310可以是非随机阵列各向异性的导电膜。例如，第一ACF膜310可具有包括具有粘合剂的树脂膜的结构，其中，多个导电球312在树脂膜中布置为一层(参见图3)。这里，导电球312可以在由第二方向D2和第三方向D3形成的平面中按规律的间隔以矩阵形式布置(参见图4A)。这里，第一ACF膜310的树脂膜的厚度可优选地与导电球312的直径相同或者比导电球312的直径小。每个导电球312具有金属颗粒涂覆在聚合物颗粒的表面上的结构，使得导电球312具有弹性。因此，虽然第一ACF膜310的树脂膜的厚度与导电球312的直径相等或者比导电球312的直径小，但是树脂膜可附着到显示面板的侧表面和导电膏部320。
因为随着显示设备具有更高的分辨率，连接部120的连接线被更精细地形成，并且连接线与第一ACF膜310之间的接触面积变得更小，所以使得电接触故障的可能性增大。这里，如果第一ACF膜310的导电球312足够小且均匀地布置，并且树脂膜的厚度等于导电球312的直径或者比导电球312的直径小，那么然后可防止电接触故障。
可以以各种方式制备非随机阵列各向异性导电膜。例如，在使用激光干涉光刻在膜上形成多个微腔之后，可在微腔中均匀地布置导电球，然后可通过涂覆工艺或层压工艺来形成非随机阵列各向异性导电膜。另外，可使用其它已知的方法来形成非随机阵列各向异性导电膜。
导电膏部320可设置在第一ACF膜310上。导电膏部320可包括导电膏。例如，导电膏部320可包括诸如银(Ag)、铜(Cu)等的金属。导电膏部320可包括多条导电膏线。导电膏线可分别与连接部120的连接线对应地形成。导电膏线可在第二方向D2上彼此分隔开。因此，导电膏线可沿显示面板的侧表面的延伸方向布置。
可通过如下方法来形成导电膏部320：通过喷墨方法在显示面板的侧表面上直接形成导电膏来形成导电膏部320，或者通过将导电膏施加到显示面板的侧表面上并且然后通过诸如激光图案化方法的图案化工艺将导电膏图案化来形成导电膏部320，但是不限于此，可通过各种已知的方法来形成导电膏部320。
第二ACF膜330可以是各向异性导电膜。因此，第二ACF膜330可具有包括具有粘合剂的树脂膜的结构，其中，多个导电球332设置在树脂膜中。导电球332可具有诸如镍(Ni)和金(Au)的金属颗粒涂覆在聚合物颗粒的表面上的结构。树脂膜可包括热固性树脂或热塑性树脂。
与第一ACF膜310不同，第二ACF膜330不需要使用非随机布置的各向异性导电膜。通常使用的各向异性导电膜可用于第二ACF膜330。在将第二ACF膜330附着在导电膏部320上之后，第二ACF膜330可然后被附着在第二ACF膜330上的柔性电路板400按压，使得可改善导电膏部320、第二ACF膜330和柔性电路板400之间的电接触特性，以防止电接触故障。
柔性电路板400的基体膜410可以是柔性膜。柔性电路板400的导电图案420可形成为与基体膜410上的导电膏线对应。
根据示例性实施例，显示设备包括显示面板和位于显示面板的侧表面上的柔性电路板，柔性电路板包括用于驱动显示设备的驱动电路部。柔性电路板使用第一ACF膜、导电膏部和第二ACF膜附着在侧表面上。因此，可实施具有位于非显示区中的细长边框的显示设备。另外，使用第一ACF膜、导电膏部和第二ACF膜来附着柔性电路板，使得可防止电接触故障。
虽然在本示例性实施例中显示设备是液晶显示设备，但是不限于此。例如，显示设备可以是有机发光显示设备，并且下基底可具有有机发光结构。
另外，虽然在本示例性实施例中连接部120包括在栅极图案中，但是连接部120可包括在数据图案而不是栅极图案中。
图5是示出根据示例性实施例的显示设备的第一ACF膜的侧视图。
参照图5，除了第一ACF膜的导电球的布置方向之外，显示设备可与图1至图4C的显示设备基本上相同。因此，将省略与相同元件相关的任何进一步详细的描述。
第一ACF膜可包括树脂膜和在树脂膜中以矩阵形式布置为一层的多个导电球。导电球可在相对于第二方向D2倾斜的第一倾斜方向A1以及相对于第三方向D3倾斜的第二倾斜方向A2上以矩阵形式布置。
因此，与图1至图4C的第一ACF膜的导电球不同，第一ACF膜的导电球可以在与显示面板的侧表面延伸的第二方向D2以预定的角度倾斜的方向上以矩阵形式布置。例如，第一倾斜方向A1可与第二方向D2倾斜大约15度，第二倾斜方向A2可与第一倾斜方向A1垂直。
当倾斜地布置导电球时，即使第一ACF膜和连接部(参见图2至图4C中的120)的对准有些不合适，也不会使导电球与连接部之间的电接触特性劣化。
图6是示出根据示例性实施例的显示设备的外围区的剖视图。图7是示出图6的显示设备的第一ACF膜的侧视图。
参照图6和图7，除了覆盖层500之外，显示设备可与图1至图4C的显示设备基本上相同。因此，将省略与相同元件相关的任何进一步详细的描述。
显示设备可包括显示面板以及位于外围区中的第一ACF膜310、导电膏部320、第二ACF膜330和柔性电路板400。显示面板可包括下基体基底110、连接部120和覆盖层500。覆盖层500设置在下基体基底110上。柔性电路板400可包括导电图案420和基体膜410。
显示面板可以是包括有机发光结构的有机发光显示面板。覆盖层500可包括绝缘材料。例如，覆盖层500可以是密封基底。当覆盖层500是密封基底时，所述密封基底可以是玻璃基底、石英基底、透明树脂基底等。
第一ACF膜310可包括多个导电球312，并可与下基体基底110、连接部120和覆盖层500接触。
图8是示出根据示例性实施例的显示设备的外围区的剖视图。除了覆盖层500是薄膜包封层之外，显示设备可与图6的显示设备基本上相同。因此，将省略与相同元件相关的任何进一步详细的描述。
覆盖层500可以是薄膜包封层。薄膜包封层可包括交替且重复形成的无机膜(诸如氧化硅膜或氮化硅膜)以及有机膜(诸如环氧膜或聚酰亚胺膜)。然而，薄膜包封层的示例性实施例可不限于此，可应用用于密封的透明薄膜的任何结构。另外，如果需要，可改变无机膜和有机膜的堆叠次序。
薄膜包封层具有比玻璃基底相对小的厚度，使得第一ACF膜310、导电膏部320、第二ACF膜330和柔性电路板400可被弯曲并附着在覆盖层500、连接部120和下基体基底110上。例如，如图8中所示，第一ACF膜310可附着在覆盖层500的上表面和侧表面、连接部120的端部以及下基体基底110的侧表面上。虽然没有在图中示出，但是在一些示例性实施例中，第一ACF膜310可附着在覆盖层500的侧表面、连接部120的端部以及下基体基底110的侧表面和下表面上。另外，第一ACF膜310可附着在覆盖层500的上表面和侧表面、连接部120的端部以及下基体基底110的侧表面和下表面上，使得第一ACF膜310附着在具有c形状的显示面板的侧表面、上表面和下表面上。
图9是示出根据示例性实施例的显示设备的外围区的剖视图。图10是示出图9的显示设备的第一ACF膜的侧视图。
参照图9和图10，除了密封构件250与第一ACF膜310接触之外，显示设备可与图1至图4C的显示设备基本上相同。因此，将省略与相同元件相关的任何进一步详细的描述。
显示设备可包括显示面板以及位于外围区中的第一ACF膜310、导电膏部320、第二ACF膜330和柔性电路板400。显示面板可包括下基体基底110、连接部120和密封构件250。柔性电路板400可包括导电图案420和基体膜410。
第一ACF膜310可与下基体基底110、连接部120、密封构件250和上基体基底210接触。
图11是示出根据示例性实施例的显示设备的外围区的剖视图。图12是示出图11的显示设备的导电图案的侧视图。
参照图11和图12，除了导电膏部315还包括导电球316之外，显示设备可与以上解释的显示设备基本上相同。因此，将省略与相同元件相关的任何进一步详细的描述。
显示设备可包括显示面板以及位于外围区中的导电膏部315、第二ACF膜330和柔性电路板400。显示面板可包括下基体基底110、连接部120和上基底200。柔性电路板400可包括导电图案420和基体膜410。
导电膏部315可包括导电膏。例如，导电膏部315可包括诸如银(Ag)、铜(Cu)等的金属。导电膏部315可包括多条导电膏线。导电膏线可分别对应于连接部120的连接线形成。导电膏线可在第二方向D2上彼此分隔开。因此，导电膏线可沿显示面板的侧表面的延伸方向布置。
导电膏部315可包括多个导电球316。导电球316可具有诸如镍(Ni)和金(Au)的金属颗粒涂覆在聚合物颗粒的表面上的结构。在一些示例性实施例中，导电膏部315还可包括焊料球。在这种情况下，当导电膏部315附着在显示面板的侧表面上时，出于附着的目的，可加热焊料球并将其焊接到连接部120。
导电膏部315可直接附着在显示面板的侧表面上。因此，导电膏部315可与下基体基底110、连接部120和上基底200接触。
根据本示例性实施例，显示设备包括多个导电球或焊料球，使得柔性电路板400可稳固地附着在显示面板的侧表面上，而没有任何电接触故障的问题。
图13A至图13I是在制造图1的显示设备的方法中显示设备的外围区的剖视图和侧视图。
参照图13A，可设置包括下基底和上基底的显示面板。可通过传统的制造方法来制造显示面板。显示面板可包括下基体基底110、连接部120、上基体基底210和密封构件250。
可以切掉下基体基底110的突出于显示面板的侧表面的部分和连接部120的突出于显示面板的侧表面的部分(图13A中的虚线)。因此，显示面板的已经被切掉的侧表面可具有平坦的表面，以容易地附着第一ACF膜(参见例如图13B的310)。
参照图13B和图13C，可将第一ACF膜310附着在下基体基底110的侧表面、连接部120的端部和上基体基底210的侧表面上。第一ACF膜310可以是具有包括树脂膜的结构的各向异性导电膜，其中，多个导电球312设置在树脂膜中。优选地，第一ACF膜310可以是非随机阵列各向异性导电膜。例如，第一ACF膜310可具有包括具有粘合剂的树脂膜的结构，其中，多个导电球312在树脂膜中布置为一层。这里，第一ACF膜310的树脂膜的厚度t1可优选地与导电球312的直径相同或者比导电球312的直径小。
参照图13D和图13E，可将导电膏部320形成在附着在显示面板的侧表面上的第一ACF膜310上。可通过在第一ACF膜310上涂覆导电膏并通过诸如激光图案化方法的图案化工艺将导电膏图案化来形成导电膏部320，但是不限于此，并且可通过各种已知的方法来形成导电膏部320。
参照图13F和图13G，可将第二ACF膜330附着在导电膏部320上。与第一ACF膜310不同，第二ACF膜330不需要使用非随机布置的各向异性导电膜。通常使用的具有多个导电球332的各向异性导电膜可用于第二ACF膜330。
参照图13H和图13I，可将包括基体膜410以及形成在基体膜410上的导电图案420的柔性电路板400附着在第二ACF膜330上。可将导电图案420定位为与第二ACF膜330接触，然后可将柔性电路板400朝向显示面板按压，使得柔性电路板400可附着在第二ACF膜330上。因此，可制造显示设备。
图14A和图14B是图9的显示设备的外围区的侧视图和剖视图。
参照图14A，可设置包括下基体基底和上基底的显示面板。可通过传统制造方法来制造显示面板。显示面板可包括下基体基底110、连接部120、上基体基底210和密封构件250。
可以切掉下基体基底110的突出于显示面板的侧表面的部分、连接部120的突出于显示面板的侧表面的部分以及上基体基底210的突出于显示面板的侧表面的部分(图14A中的虚线)。因此，显示面板的已经被切掉的侧表面可具有平坦的表面，以容易地附着第一ACF膜(参照图14B的310)。这里，密封构件250的表面可设置在下基体基底110的侧表面和上基体基底210的侧表面之间，以形成用于附着第一ACF膜的平坦的表面。
参照图14B，可将第一ACF膜310、导电膏部320、第二ACF膜330以及包括基体膜410和形成在基体膜410上的导电图案420的柔性电路板400附着在显示面板的侧表面上。可通过在图13B至图13I中解释的相同的方式来形成第一ACF膜310、导电膏部320、第二ACF膜330和柔性电路板400。因此，可制造显示设备。
图15A至图15F是在制造图11的显示设备的方法中显示设备的外围区的剖视图和侧视图。
参照图15A，可设置包括下基底和上基底的显示面板。下基底可包括下基体基底110和连接部120。可通过传统的制造方法来制造显示面板。
参照图15B和图15E，导电膏部315可形成在显示面板的侧表面上。
可通过冲压方法使用硅垫10来压印具有应用于基底20的导电球316的导电膏22，以形成导电膏部315。因此，可通过冲压方法将包括导电球316的导电膏层315a形成在硅垫10上(参见图15B)。然后，导电膏层315a可被压印在显示面板的侧表面上(参见图15C)。可然后通过诸如激光图案化方法的图案化工艺在显示面板的侧表面上通过使导电膏层315a图案化来形成导电膏部315(参见图15D至图15E)。导电膏部315可包括在显示面板的侧表面的延伸方向上彼此分隔开的多条导电膏线。
参照图15F，第二ACF膜330以及包括基体膜410和形成在基体膜410上的导电图案420的柔性电路板400可附着在导电膏部315上。可通过在图13F至图13I中解释的相同的方式来形成第二ACF膜330和柔性电路板400。因此，可制造显示设备。
根据示例性实施例，显示设备包括显示面板和位于显示面板的侧表面上的柔性电路板，所述柔性电路板包括用于驱动显示设备的驱动电路部。柔性电路板使用第一ACF膜、导电膏部和第二ACF膜附着在所述侧表面上。因此，可实施具有作为非显示区的细长边框的显示设备。另外，柔性电路板使用第一ACF膜、导电膏部和第二ACF膜来附着，使得可防止电接触故障。
另外，当倾斜地布置导电球时，即使第一ACF膜和连接部的对准有些不合适，也不会使导电球与连接部之间的电接触特性劣化。
另外，显示设备还可包括多个导电球或焊料球，使得柔性电路板400可稳固地附着在显示面板的侧表面上，而没有任何电接触故障的问题。
前述是发明构思的举例说明，但将不被理解为其限制。尽管已经描述了发明构思的一些示例性实施例，但是本领域的技术人员将容易理解的是，在实质上不脱离发明构思的新颖的教导和优点的情况下，在示例性实施例中许多修改是可能的。因此，所有这样的修改意图包括在如权利要求中限定的发明构思的范围内。在权利要求中，方法加功能的句子意图覆盖在此描述的如执行引用的功能的结构，而不仅仅是结构的等价物，而且是等价的结构。因此，将理解的是，前述是发明构思的举例说明，而将不被理解为限制于公开的具体示例性实施例，对公开的示例性实施例的修改和其它示例性实施例意图包括在所附权利要求的范围内。
因此，发明构思不局限于这样的实施例，而是提出的权利要求和各种明显修改及等同布置的更宽的范围。发明构思由权利要求限定，其中包括权利要求的等同物。

Claims (21)

1.一种显示设备，所述显示设备包括：
显示面板，包括下基体基底和设置在所述下基体基底上的连接部；
柔性电路板，附着在所述显示面板的侧表面上，其中，所述柔性电路板还包括基体膜和设置在所述基体膜上的导电图案；
导电部，设置在所述显示面板的所述侧表面与所述柔性电路板之间，所述导电部通过使用导电膏形成；
第一ACF膜(各向异性导电膜)，设置在所述显示面板的所述侧表面与所述导电部之间；以及
第二ACF膜，设置在所述导电部与所述柔性电路板之间，
其中，所述第一ACF膜在所述显示面板的所述侧表面处与所述连接部接触。
2.根据权利要求1所述的显示设备，其中，所述第一ACF膜是非随机阵列各向异性导电膜。
3.根据权利要求2所述的显示设备，其中，所述第一ACF膜还包括树脂膜和多个导电球，其中，所述多个导电球在所述树脂膜中以矩阵形式布置为一层。
4.根据权利要求3所述的显示设备，其中，所述树脂膜的厚度与所述多个导电球中的一个导电球的直径相等或者比所述多个导电球中的一个导电球的直径小。
5.根据权利要求4所述的显示设备，其中，所述显示面板在沿第一方向和第二方向延伸的平面上显示图像，其中，所述第二方向是所述显示面板的所述侧表面的延伸方向，所述第二方向与所述第一方向垂直，并且
所述多个导电球在由所述第二方向和第三方向形成的平面中以矩阵形式布置，其中，所述第三方向与所述第二方向垂直并且是所述显示面板的厚度方向。
6.根据权利要求5所述的显示设备，其中，所述多个导电球在由所述第二方向和倾斜方向形成的平面中以矩阵形式布置，其中，所述倾斜方向相对于所述第三方向倾斜了预定的角度。
7.根据权利要求1所述的显示设备，其中，所述第二ACF膜还包括多个导电球和树脂膜，所述多个导电球随机地布置在所述树脂膜中。
8.根据权利要求1所述的显示设备，其中，所述连接部还包括多条连接线，
所述多条连接线在所述显示面板的所述侧表面的延伸方向上彼此分隔开，并且
所述多条连接线中的每条连接线的端部在所述显示面板的所述侧表面处与所述第一ACF膜接触。
9.根据权利要求8所述的显示设备，其中，所述导电部还包括与所述多条连接线中的每条连接线对应的多条导电线，所述多条导电线在所述显示面板的所述侧表面的延伸方向上彼此分隔开，所述多条导电线通过使用所述导电膏形成，并且
所述导电图案形成为与所述多条导电线对应。
10.根据权利要求1所述的显示设备，其中，所述柔性电路板还包括驱动电路，其中，所述驱动电路安装在所述基体膜上并电连接到所述导电图案，并且
从所述驱动电路产生的信号通过所述导电图案、所述第二ACF膜、所述导电部、所述第一ACF膜和所述连接部被提供到所述显示面板。
11.根据权利要求1所述的显示设备，其中，所述显示面板还包括上基体基底和液晶层，其中，所述上基体基底面对所述下基体基底，所述液晶层设置在所述上基体基底与所述下基体基底之间，
所述显示面板还包括密封构件，其中，所述密封构件设置在所述上基体基底与所述下基体基底之间以密封所述液晶层，并且
所述第一ACF膜与所述下基体基底、所述密封构件和所述上基体基底接触。
12.根据权利要求1所述的显示设备，其中，所述显示面板还包括上基体基底和有机发光结构，其中，所述上基体基底面对所述下基体基底，所述有机发光结构设置在所述上基体基底与所述下基体基底之间，并且
所述第一ACF膜与所述下基体基底和所述上基体基底接触。
13.根据权利要求1所述的显示设备，其中，所述显示面板还包括覆盖层，其中，所述覆盖层设置在所述下基体基底上，并且
所述第一ACF膜与所述下基体基底和所述覆盖层接触。
14.一种显示设备，所述显示设备包括：
显示面板，包括下基体基底和设置在所述下基体基底上的连接部；
柔性电路板，包括基体膜和设置在所述基体膜上的导电图案，其中，所述柔性电路板附着在所述显示面板的侧表面上；
导电部，设置在所述显示面板的所述侧表面与所述柔性电路板之间，所述导电部通过使用导电膏形成；以及
ACF膜(各向异性导电膜)，设置在所述导电部与所述柔性电路板之间，其中，所述导电部在所述显示面板的所述侧表面处与所述连接部接触。
15.根据权利要求14所述的显示设备，其中，所述ACF膜还包括多个导电球，所述多个导电球中的每个导电球包括聚合物颗粒和涂覆在所述聚合物颗粒的表面上的金属。
16.根据权利要求15所述的显示设备，其中，所述多个导电球是焊料球，并且
所述焊料球通过加热被焊接到所述连接部。
17.一种制造显示设备的方法，所述方法包括：
设置包括连接部的显示面板，其中，所述连接部在所述显示面板的侧表面处暴露；
在所述显示面板的所述侧表面上附着第一ACF膜(各向异性导电膜)；
通过使用导电膏在所述第一ACF膜上形成导电部；
在所述导电部上附着第二ACF膜；以及
在所述第二ACF膜上附着柔性电路板。
18.根据权利要求17所述的方法，其中，所述第一ACF膜还包括树脂膜和多个导电球，所述多个导电球在所述树脂膜中以矩阵形式布置为一层。
19.根据权利要求17所述的方法，其中，形成所述导电部还包括：
在所述第一ACF膜上涂覆所述导电膏；以及
形成多条导电线，其中，通过将所述导电膏图案化使所述多条导电线在所述显示面板的所述侧表面的延伸方向上彼此分隔开。
20.根据权利要求19所述的方法，其中，
使用喷墨方法在所述第一ACF膜上形成所述多条导电线。
21.根据权利要求17所述的方法，其中，所述连接部还包括多条连接线，所述多条连接线在所述显示面板的所述侧表面的延伸方向上彼此分隔开，其中，所述多条连接线中的每条连接线的端部与所述第一ACF膜接触，
所述导电部还包括与所述多条连接线中的每条连接线对应的多条导电线，所述多条导电线在所述显示面板的所述侧表面的延伸方向上彼此分隔开，所述导电线通过使用所述导电膏形成，并且
所述柔性电路板还包括基体膜和导电图案，其中，所述导电图案形成在所述基体膜上，所述导电图案形成为与所述多条导电线对应。
CN202210482239.1A 2016-12-16 2017-09-19 显示设备及其制造方法 Pending CN114839803A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR10-2016-0172868 2016-12-16
KR1020160172868A KR20180070783A (ko) 2016-12-16 2016-12-16 표시 장치 및 이의 제조 방법
CN201710846857.9A CN108205214B (zh) 2016-12-16 2017-09-19 显示设备及其制造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201710846857.9A Division CN108205214B (zh) 2016-12-16 2017-09-19 显示设备及其制造方法

Publications (1)

Publication Number Publication Date
CN114839803A true CN114839803A (zh) 2022-08-02

Family

ID=62561463

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202210482239.1A Pending CN114839803A (zh) 2016-12-16 2017-09-19 显示设备及其制造方法
CN201710846857.9A Active CN108205214B (zh) 2016-12-16 2017-09-19 显示设备及其制造方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201710846857.9A Active CN108205214B (zh) 2016-12-16 2017-09-19 显示设备及其制造方法

Country Status (3)

Country Link
US (3) US10254603B2 (zh)
KR (1) KR20180070783A (zh)
CN (2) CN114839803A (zh)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180070783A (ko) * 2016-12-16 2018-06-27 삼성디스플레이 주식회사 표시 장치 및 이의 제조 방법
TWI621900B (zh) * 2017-04-28 2018-04-21 友達光電股份有限公司 顯示裝置與其製作方法
CN107643633B (zh) * 2017-09-15 2023-11-24 惠科股份有限公司 一种显示面板和显示面板的制程方法
KR20200021577A (ko) * 2018-08-20 2020-03-02 삼성디스플레이 주식회사 표시 장치 및 이의 제조 방법
CN109283763B (zh) * 2018-11-16 2021-10-26 信利半导体有限公司 基板结构、显示面板及面板制造方法
CN109658831B (zh) * 2018-12-20 2021-05-04 厦门天马微电子有限公司 一种显示面板及显示装置
KR20200080485A (ko) * 2018-12-26 2020-07-07 삼성디스플레이 주식회사 표시 장치
KR102605376B1 (ko) 2018-12-31 2023-11-23 삼성디스플레이 주식회사 표시 장치
CN109860246B (zh) * 2019-01-10 2021-06-01 云谷（固安）科技有限公司 柔性显示基板、显示装置及其制备方法
KR102608963B1 (ko) 2019-03-19 2023-12-05 삼성디스플레이 주식회사 표시 장치 및 이의 제조 방법
KR20200145964A (ko) * 2019-06-21 2020-12-31 삼성디스플레이 주식회사 표시 장치
KR20210008231A (ko) * 2019-07-11 2021-01-21 삼성디스플레이 주식회사 표시 장치 및 표시 장치 제조방법
KR20210016237A (ko) 2019-08-02 2021-02-15 삼성디스플레이 주식회사 표시 장치, 그것의 제조 방법, 및 멀티 표시 장치
CN110568671B (zh) * 2019-08-14 2021-05-07 Tcl华星光电技术有限公司 一种液晶显示面板及其制备方法
KR20210072856A (ko) 2019-12-09 2021-06-18 삼성디스플레이 주식회사 표시 장치
KR20220001527A (ko) 2020-06-29 2022-01-06 삼성디스플레이 주식회사 접착 부재 및 이를 포함하는 표시 장치
TWI758090B (zh) * 2021-02-08 2022-03-11 友達光電股份有限公司 電子裝置及其製造方法
CN113380861B (zh) * 2021-05-24 2023-04-18 云谷（固安）科技有限公司 显示面板及其制备方法

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6211936B1 (en) * 1998-06-16 2001-04-03 Kabushiki Kaisha Toshiba Liquid crystal display device and method of making the same
JP2001308256A (ja) * 2000-04-25 2001-11-02 Fujitsu Hitachi Plasma Display Ltd ディスプレイドライバモジュール
CN1434330A (zh) * 2001-11-08 2003-08-06 株式会社日立制作所 液晶显示装置
CN101060205A (zh) * 2006-04-18 2007-10-24 Nec液晶技术株式会社 平面显示面板及连接结构
JP2010237405A (ja) * 2009-03-31 2010-10-21 Canon Inc 画像表示装置及びその製造方法
CN102445775A (zh) * 2010-08-31 2012-05-09 三星电子株式会社 光提供组件和显示设备
KR20130101944A (ko) * 2012-03-06 2013-09-16 엘지디스플레이 주식회사 터치 스크린 일체형 표시 장치 및 이의 제조 방법
CN103869551A (zh) * 2012-12-11 2014-06-18 乐金显示有限公司 显示设备和用于显示面板的侧表面密封的装置
KR20150011731A (ko) * 2013-07-23 2015-02-02 엘지디스플레이 주식회사 보더리스 타입의 액정 표시 장치
KR20150072743A (ko) * 2013-12-20 2015-06-30 엘지디스플레이 주식회사 표시장치 및 표시장치의 제조방법
KR20150074275A (ko) * 2013-12-23 2015-07-02 엘지디스플레이 주식회사 액정표시장치
CN108205214A (zh) * 2016-12-16 2018-06-26 三星显示有限公司 显示设备及其制造方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2891337B2 (ja) * 1997-05-15 1999-05-17 日本電気株式会社 液晶表示装置およびその製造方法
JP3384398B2 (ja) * 2000-05-25 2003-03-10 セイコーエプソン株式会社 液晶装置、その製造方法および電子機器
KR20070081902A (ko) * 2006-02-14 2007-08-20 삼성전자주식회사 액정 표시 장치
KR101331765B1 (ko) * 2011-09-27 2013-11-20 주식회사 트레이스 양면 acf 가접 및 본접 자동 압착 접착 방법
KR101422746B1 (ko) 2012-04-17 2014-07-25 엘지디스플레이 주식회사 내로우 베젤 타입 표시장치
KR102035005B1 (ko) * 2012-12-24 2019-10-22 엘지디스플레이 주식회사 터치 표시장치
KR102052748B1 (ko) 2013-03-20 2019-12-06 엘지디스플레이 주식회사 좁은 베젤영역을 갖는 액정표시 장치
KR102033617B1 (ko) 2013-03-20 2019-10-17 엘지디스플레이 주식회사 좁은 베젤영역을 갖는 액정표시 장치
KR102060652B1 (ko) 2013-05-20 2019-12-30 엘지전자 주식회사 디스플레이 패널 및 그를 포함하는 디스플레이 장치
KR102255030B1 (ko) * 2015-01-08 2021-05-25 삼성디스플레이 주식회사 표시 장치
KR102645333B1 (ko) * 2016-08-23 2024-03-12 삼성디스플레이 주식회사 표시장치

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6211936B1 (en) * 1998-06-16 2001-04-03 Kabushiki Kaisha Toshiba Liquid crystal display device and method of making the same
JP2001308256A (ja) * 2000-04-25 2001-11-02 Fujitsu Hitachi Plasma Display Ltd ディスプレイドライバモジュール
CN1434330A (zh) * 2001-11-08 2003-08-06 株式会社日立制作所 液晶显示装置
CN101060205A (zh) * 2006-04-18 2007-10-24 Nec液晶技术株式会社 平面显示面板及连接结构
JP2010237405A (ja) * 2009-03-31 2010-10-21 Canon Inc 画像表示装置及びその製造方法
CN102445775A (zh) * 2010-08-31 2012-05-09 三星电子株式会社 光提供组件和显示设备
KR20130101944A (ko) * 2012-03-06 2013-09-16 엘지디스플레이 주식회사 터치 스크린 일체형 표시 장치 및 이의 제조 방법
CN103869551A (zh) * 2012-12-11 2014-06-18 乐金显示有限公司 显示设备和用于显示面板的侧表面密封的装置
KR20150011731A (ko) * 2013-07-23 2015-02-02 엘지디스플레이 주식회사 보더리스 타입의 액정 표시 장치
KR20150072743A (ko) * 2013-12-20 2015-06-30 엘지디스플레이 주식회사 표시장치 및 표시장치의 제조방법
KR20150074275A (ko) * 2013-12-23 2015-07-02 엘지디스플레이 주식회사 액정표시장치
CN108205214A (zh) * 2016-12-16 2018-06-26 三星显示有限公司 显示设备及其制造方法

Also Published As

Publication number Publication date
CN108205214B (zh) 2022-04-29
US20190204653A1 (en) 2019-07-04
US20180173042A1 (en) 2018-06-21
US20200292864A1 (en) 2020-09-17
CN108205214A (zh) 2018-06-26
US10914992B2 (en) 2021-02-09
US10725351B2 (en) 2020-07-28
KR20180070783A (ko) 2018-06-27
US10254603B2 (en) 2019-04-09

Similar Documents

Publication Publication Date Title
CN108205214B (zh) 显示设备及其制造方法
US10181507B2 (en) Display tile structure and tiled display
EP2793536B1 (en) Chip on film and display device having the same
US9728840B2 (en) Display panel and manufacturing method thereof, display device
CN110471219B (zh) Led基板及显示装置
KR20150080825A (ko) 표시 패널, 이를 포함하는 표시 장치 및 이의 제조 방법
US10476185B2 (en) Display device
KR102313861B1 (ko) 웨어러블 디바이스
US11476236B2 (en) Display apparatus
KR20160122888A (ko) 표시 장치
US20090026462A1 (en) Wiring substrate and method of manufacturing same, and display device
KR100686345B1 (ko) 평판표시소자 및 그 제조방법
KR102396021B1 (ko) 구동칩이 구비된 인쇄 회로부 및 이를 포함하는 표시 장치
US11696474B2 (en) Display device
WO2015098192A1 (ja) 半導体装置及び表示装置
CN109709731B (zh) 一种阵列基板及显示装置
US11817434B2 (en) Displays with embedded light emitters
CN112449486A (zh) 显示设备
CN112447649A (zh) 显示设备
KR20190080607A (ko) 표시 장치
US20240121989A1 (en) Display device and method of manufacturing the same
CN220476242U (zh) 显示装置
US11545079B2 (en) Display device and manufacturing method of the same
KR20140143605A (ko) 유기발광 디스플레이 장치
KR20220138861A (ko) 마이크로 led를 이용한 디스플레이 장치 및 이를 이용한 모듈형 디스플레이 장치

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination