CN110176457A - 存储装置 - Google Patents
存储装置 Download PDFInfo
- Publication number
- CN110176457A CN110176457A CN201810887534.9A CN201810887534A CN110176457A CN 110176457 A CN110176457 A CN 110176457A CN 201810887534 A CN201810887534 A CN 201810887534A CN 110176457 A CN110176457 A CN 110176457A
- Authority
- CN
- China
- Prior art keywords
- film
- semiconductor film
- electrode
- insulating
- charge holding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003860 storage Methods 0.000 title claims abstract description 50
- 239000004065 semiconductor Substances 0.000 claims abstract description 75
- 238000003475 lamination Methods 0.000 claims abstract description 15
- 229910052751 metal Inorganic materials 0.000 claims abstract description 10
- 239000002184 metal Substances 0.000 claims abstract description 10
- 239000003989 dielectric material Substances 0.000 claims abstract description 4
- 229910000765 intermetallic Inorganic materials 0.000 claims abstract description 4
- 239000012535 impurity Substances 0.000 claims description 3
- 150000004767 nitrides Chemical class 0.000 claims description 2
- 230000014759 maintenance of location Effects 0.000 abstract description 3
- 230000001737 promoting effect Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 52
- 239000011229 interlayer Substances 0.000 description 25
- 238000004519 manufacturing process Methods 0.000 description 25
- 239000011810 insulating material Substances 0.000 description 17
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 239000010410 layer Substances 0.000 description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 10
- 229920005591 polysilicon Polymers 0.000 description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 210000002489 tectorial membrane Anatomy 0.000 description 7
- 238000001020 plasma etching Methods 0.000 description 6
- 238000010276 construction Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 101000613490 Homo sapiens Paired box protein Pax-3 Proteins 0.000 description 4
- 101000601661 Homo sapiens Paired box protein Pax-7 Proteins 0.000 description 4
- 102100040891 Paired box protein Pax-3 Human genes 0.000 description 4
- 102100037503 Paired box protein Pax-7 Human genes 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 239000013078 crystal Substances 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 101150004219 MCR1 gene Proteins 0.000 description 2
- 101100206347 Schizosaccharomyces pombe (strain 972 / ATCC 24843) pmh1 gene Proteins 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000012774 insulation material Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229920001709 polysilazane Polymers 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/20—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
- H01L2924/1435—Random access memory [RAM]
- H01L2924/1438—Flash memory
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (6)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018-027594 | 2018-02-20 | ||
JP2018027594A JP6976190B2 (ja) | 2018-02-20 | 2018-02-20 | 記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110176457A true CN110176457A (zh) | 2019-08-27 |
CN110176457B CN110176457B (zh) | 2023-07-04 |
Family
ID=67616993
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810887534.9A Active CN110176457B (zh) | 2018-02-20 | 2018-08-06 | 存储装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10818688B2 (zh) |
JP (1) | JP6976190B2 (zh) |
CN (1) | CN110176457B (zh) |
TW (1) | TWI675451B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112530900A (zh) * | 2019-09-18 | 2021-03-19 | 铠侠股份有限公司 | 半导体装置及其制造方法 |
CN113437076A (zh) * | 2020-03-23 | 2021-09-24 | 铠侠股份有限公司 | 半导体存储装置 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2021150593A (ja) | 2020-03-23 | 2021-09-27 | キオクシア株式会社 | 半導体記憶装置 |
JP2022146030A (ja) | 2021-03-22 | 2022-10-05 | キオクシア株式会社 | 半導体記憶装置及びその製造方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120049268A1 (en) * | 2010-09-01 | 2012-03-01 | Samsung Electronics Co., Ltd. | Three dimensional semiconductor memory devices and methods of fabricating the same |
JP2017163044A (ja) * | 2016-03-10 | 2017-09-14 | 東芝メモリ株式会社 | 半導体装置およびその製造方法 |
CN107180834A (zh) * | 2016-03-11 | 2017-09-19 | 东芝存储器株式会社 | 半导体存储装置及其制造方法 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100395762B1 (ko) * | 2001-07-31 | 2003-08-21 | 삼성전자주식회사 | 비휘발성 메모리 소자 및 그 제조방법 |
US7303959B2 (en) * | 2005-03-11 | 2007-12-04 | Sandisk 3D Llc | Bottom-gate SONOS-type cell having a silicide gate |
JP2009054707A (ja) * | 2007-08-24 | 2009-03-12 | Renesas Technology Corp | 半導体記憶装置およびその製造方法 |
KR20110132865A (ko) * | 2010-06-03 | 2011-12-09 | 삼성전자주식회사 | 3차원 반도체 메모리 장치 및 그 제조 방법 |
JP5998521B2 (ja) * | 2012-02-28 | 2016-09-28 | セイコーエプソン株式会社 | 不揮発性半導体メモリー及び不揮発性半導体メモリーの製造方法 |
KR20130116604A (ko) | 2012-04-16 | 2013-10-24 | 삼성전자주식회사 | 3차원 반도체 메모리 장치 및 그 제조 방법 |
FR3003077B1 (fr) | 2013-03-08 | 2016-08-05 | Accumulateurs Fixes | Supercondensateur asymetrique a electrolyte alcalin comportant une electrode negative tridimensionnelle et son procede de fabrication |
JP2014187286A (ja) * | 2013-03-25 | 2014-10-02 | Toshiba Corp | 不揮発性半導体記憶装置 |
KR102175763B1 (ko) * | 2014-04-09 | 2020-11-09 | 삼성전자주식회사 | 반도체 메모리 장치 및 이의 제조 방법 |
US9620514B2 (en) * | 2014-09-05 | 2017-04-11 | Sandisk Technologies Llc | 3D semicircular vertical NAND string with self aligned floating gate or charge trap cell memory cells and methods of fabricating and operating the same |
US9666593B2 (en) | 2014-09-29 | 2017-05-30 | Sandisk Technologies Llc | Alternating refractive index in charge-trapping film in three-dimensional memory |
US9570392B2 (en) * | 2015-04-30 | 2017-02-14 | Kabushiki Kaisha Toshiba | Memory device and method for manufacturing the same |
US9847342B2 (en) | 2016-03-14 | 2017-12-19 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing same |
US9812463B2 (en) * | 2016-03-25 | 2017-11-07 | Sandisk Technologies Llc | Three-dimensional memory device containing vertically isolated charge storage regions and method of making thereof |
US9899410B1 (en) * | 2016-12-13 | 2018-02-20 | Sandisk Technologies Llc | Charge storage region in non-volatile memory |
US10038008B1 (en) * | 2017-01-30 | 2018-07-31 | Micron Technology, Inc. | Integrated structures and NAND memory arrays |
-
2018
- 2018-02-20 JP JP2018027594A patent/JP6976190B2/ja active Active
- 2018-08-06 CN CN201810887534.9A patent/CN110176457B/zh active Active
- 2018-08-06 TW TW107127260A patent/TWI675451B/zh active
- 2018-09-06 US US16/124,112 patent/US10818688B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120049268A1 (en) * | 2010-09-01 | 2012-03-01 | Samsung Electronics Co., Ltd. | Three dimensional semiconductor memory devices and methods of fabricating the same |
JP2017163044A (ja) * | 2016-03-10 | 2017-09-14 | 東芝メモリ株式会社 | 半導体装置およびその製造方法 |
CN107180834A (zh) * | 2016-03-11 | 2017-09-19 | 东芝存储器株式会社 | 半导体存储装置及其制造方法 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112530900A (zh) * | 2019-09-18 | 2021-03-19 | 铠侠股份有限公司 | 半导体装置及其制造方法 |
CN112530900B (zh) * | 2019-09-18 | 2024-05-14 | 铠侠股份有限公司 | 半导体装置及其制造方法 |
CN113437076A (zh) * | 2020-03-23 | 2021-09-24 | 铠侠股份有限公司 | 半导体存储装置 |
CN113437076B (zh) * | 2020-03-23 | 2023-12-05 | 铠侠股份有限公司 | 半导体存储装置 |
Also Published As
Publication number | Publication date |
---|---|
TWI675451B (zh) | 2019-10-21 |
US10818688B2 (en) | 2020-10-27 |
CN110176457B (zh) | 2023-07-04 |
JP2019145635A (ja) | 2019-08-29 |
JP6976190B2 (ja) | 2021-12-08 |
US20190259774A1 (en) | 2019-08-22 |
TW201935662A (zh) | 2019-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10103169B1 (en) | Method of making a three-dimensional memory device using a multi-step hot phosphoric acid wet etch process | |
EP3631847B1 (en) | Interconnect structure containing a metal silicide hydrogen diffusion barrier and method of making thereof | |
US11296112B2 (en) | Multi-layer barrier for CMOS under array type memory device and method of making thereof | |
US10290645B2 (en) | Three-dimensional memory device containing hydrogen diffusion barrier layer for CMOS under array architecture and method of making thereof | |
EP3420591B1 (en) | Through-memory-level via structures between staircase regions in a three-dimensional memory device and method of making thereof | |
EP3420595B1 (en) | Within-array through-memory-level via structures | |
US10453798B2 (en) | Three-dimensional memory device with gated contact via structures and method of making thereof | |
US9876031B1 (en) | Three-dimensional memory device having passive devices at a buried source line level and method of making thereof | |
CN110289267B (zh) | 其中具有垂直延伸的沟道结构的存储器件及其制造方法 | |
US10319680B1 (en) | Metal contact via structure surrounded by an air gap and method of making thereof | |
EP3646380A1 (en) | Multi-tier three-dimensional memory device with stress compensation structures and method of making thereof | |
CN110176457A (zh) | 存储装置 | |
WO2016164213A1 (en) | Three-dimensional integration schemes for reducing fluorine-induced electrical shorts | |
US10354956B1 (en) | Three-dimensional memory device containing hydrogen diffusion barrier structures for CMOS under array architecture and method of making the same | |
CN106058044A (zh) | 高密度电阻性随机存取存储器(rram) | |
JP2010177279A (ja) | Nand型フラッシュメモリおよびその製造方法 | |
CN109378315A (zh) | 半导体存储器件及其制造的方法 | |
CN109473443A (zh) | 存储装置 | |
CN110491878A (zh) | 半导体存储装置 | |
JP2011029576A (ja) | 不揮発性半導体記憶装置及びその製造方法 | |
US7952133B2 (en) | Flash memory and method for manufacturing the same | |
JP2012204663A (ja) | 半導体装置およびその製造方法 | |
JP6872437B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
WO2019221797A1 (en) | Three-dimensional memory device containing hydrogen diffusion blocking structures and method of making the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information | ||
CB02 | Change of applicant information |
Address after: Tokyo Applicant after: Kaixia Co.,Ltd. Address before: Tokyo Applicant before: TOSHIBA MEMORY Corp. Address after: Tokyo Applicant after: TOSHIBA MEMORY Corp. Address before: Tokyo Applicant before: Pangea Co.,Ltd. |
|
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20220210 Address after: Tokyo Applicant after: Pangea Co.,Ltd. Address before: Tokyo Applicant before: TOSHIBA MEMORY Corp. |
|
GR01 | Patent grant | ||
GR01 | Patent grant |