CN109473397A - The processing method of chip - Google Patents

The processing method of chip Download PDF

Info

Publication number
CN109473397A
CN109473397A CN201811038008.1A CN201811038008A CN109473397A CN 109473397 A CN109473397 A CN 109473397A CN 201811038008 A CN201811038008 A CN 201811038008A CN 109473397 A CN109473397 A CN 109473397A
Authority
CN
China
Prior art keywords
chip
sealing material
cutting slot
cutting
preset lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201811038008.1A
Other languages
Chinese (zh)
Inventor
铃木克彦
伴祐人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Publication of CN109473397A publication Critical patent/CN109473397A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67092—Apparatus for mechanical treatment
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B7/00—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor
    • B24B7/20—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground
    • B24B7/22—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground for grinding inorganic material, e.g. stone, ceramics, porcelain
    • B24B7/228—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground for grinding inorganic material, e.g. stone, ceramics, porcelain for grinding thin, brittle parts, e.g. semiconductors, wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H01L21/3043—Making grooves, e.g. cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • H01L21/681—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment using optical controlling means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B7/00—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor
    • B24B7/04—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor involving a rotary work-table
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Dicing (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Constituent Portions Of Griding Lathes, Driving, Sensing And Control (AREA)
  • Grinding Of Cylindrical And Plane Surfaces (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

The processing method of chip is provided.This method includes: the 1st cutting slot formation process, forms the 1st cutting slot that depth is equivalent to the completion thickness of device chip by the 1st cutting tool along segmentation preset lines from the face side of chip；Sealing process is sealed the front of chip using sealing material；The completion thickness of grinding wafer to device chip exposes the sealing material in the 1st cutting slot by grinding process from the back side of chip；Alignment process detects alignment mark through sealing material from the face side of chip by visible light shooting component, according to the segmentation preset lines that alignment mark detection is to be cut；And segmentation process, pass through the sealing material in the 2nd cutting tool the 1st cutting slot of cutting along segmentation preset lines from the face side of chip, divide the wafer into each device chip that front and 4 sides are surrounded by sealing material, alignment process is implemented to the sideling irradiation light of region captured by visible light shooting component by oblique light component on one side on one side.

Description

The processing method of chip
Technical field
The present invention relates to the processing methods of chip, are processed to chip and form 5S molded package.
Background technique
As the construction for the miniaturization and high-density installation for realizing the various devices such as LSI or NAND-type flash memory, for example, right Chip size packages obtained by device chip is packaged according to chip size (CSP) have been used for actual in use, simultaneously quilt It is widely used for mobile phone, smart phone etc..In addition, in recent years, in the CSP, develop and it is practical not merely with The CSP that entire side is also sealed the front sealing of chip by sealing material, that is, so-called 5S molded package.
Previous 5S molded package is made by following process.
(1) on the front of semiconductor wafer (hereinafter, being referred to generally as chip sometimes) formed be referred to as device (circuit) and The external connection terminals of convex block.
(2) chip is cut from the face side of chip along segmentation preset lines, forms depth and is equivalent to device chip Completion thickness cutting slot.
(3) front of chip is sealed using the sealing material containing carbon black.
(4) back side of chip is ground to the completion thickness of device chip and exposes the sealing material in cutting slot.
(5) since the front of chip is sealed by the sealing material containing carbon black, so by the outer peripheral portion of front wafer surface Sealing material removes and exposes the alignment marks such as target pattern, and it is pre- that implementation detects segmentation to be cut according to the alignment mark The alignment of alignment.
(6) according to alignment, chip is cut along segmentation preset lines from the face side of chip, to be divided into front The 5S molded package sealed with entire side by sealing material.
As described above, since the front of chip is sealed by the sealing material comprising carbon black, so being formed in front wafer surface Device etc. can not visually see completely.In order to solve this problem so as to be aligned, such as documented by above-mentioned (5) that Sample, the applicant develop following technology: the outer peripheral portion of the sealing material of front wafer surface is removed and makes target pattern etc. Alignment mark exposes, and segmentation preset lines to be cut are detected according to the alignment mark, thereby executing alignment (referring to Japanese Unexamined Patent Publication 2013-074021 bulletin and Japanese Unexamined Patent Publication 2016-015438 bulletin).
Patent document 1: Japanese Unexamined Patent Publication 2013-074021 bulletin
Patent document 2: Japanese Unexamined Patent Publication 2016-015438 bulletin
However, in alignment methods described in above bulletin, need to replace incisory cutting tool and by side The work that the cutting tool of the wider width of edge finishing is installed on main shaft to remove the sealing material of the outer peripheral portion of chip Sequence, the replacement of cutting tool and the sealing material that outer peripheral portion is removed by edge trimming need to spend time and labor, deposit In the problem that productivity is poor.
Summary of the invention
The present invention is completed in view of the point, it is intended that providing can include through be coated on front wafer surface The sealing material of carbon black implements the processing method of the chip of alignment process.
According to the present invention, the processing method of chip is provided, which divides in a plurality of segmentation preset lines by intersecting to form Positive each region in be respectively formed with device, which has multiple convex blocks, and the processing method of the chip is characterized in that, With following process: the 1st cutting slot formation process passes through along the segmentation preset lines with the 1st from the face side of the chip 1st cutting tool of thickness come formed depth be equivalent to device chip completion thickness the 1st cutting slot；Sealing process, in reality After having applied the 1st cutting slot formation process, the front comprising the 1st cutting slot of the chip is sealed using sealing material； Grinding process, after implementing the sealing process, from the back side of the chip by the complete of the grinding wafer to the device chip Work thickness and expose the sealing material in the 1st cutting slot；Alignment process passes through after implementing the grinding process Visible light shooting component detects alignment mark through the sealing material from the face side of the chip, is examined according to the alignment mark Survey the segmentation preset lines to be cut；And segmentation process, after implementing the alignment process, from the face side edge of the chip The segmentation preset lines pass through with 2nd thickness smaller than the 1st thickness of the 1st cutting tool the 2nd cutting tool to this The sealing material in 1st cutting slot is cut, and is divided into front and 4 sides to be surrounded by the sealing material chip Each device chip, on one side by oblique light component to the sideling irradiation light of region captured by the visible light shooting component, on one side Implement the alignment process.
The processing method of chip according to the present invention utilizes oblique light component sideling irradiation light, on one side by visible on one side Photo-beat takes the photograph component through sealing material to detect the alignment mark for being formed in chip, can implement to be aligned according to alignment mark, Therefore alignment process can simply be implemented, without as in the past removing the sealing material of the positive outer peripheral portion of chip It removes.Therefore, segmentation preset lines are cut from the face side of chip by cutting tool, on dividing the wafer into Each device chip that surface and 4 sides are surrounded by sealing material.
Detailed description of the invention
Fig. 1 is the perspective view of semiconductor wafer.
Fig. 2 is the perspective view for showing the 1st cutting slot formation process.
Fig. 3 is the perspective view for showing sealing process.
Fig. 4 is the side elevation in partial section for showing grinding process.
Fig. 5 is the cross-sectional view for showing alignment process.
(A) of Fig. 6 is the cross-sectional view for showing segmentation process, and (B) of Fig. 6 is the enlarged cross-sectional view for showing segmentation process.
Label declaration
10: cutting unit；11: semiconductor wafer；13: segmentation preset lines；14,14A: cutting tool；15: device；16: right Quasi- unit；17: electrode bumps；18: visible light shooting unit；20: sealing material；23: the 1 cutting slots；25: the 2 cutting slots； 26: grinding unit；27: device chip；31: oblique light component；34: grinding emery wheel；38: grinding grinding tool.
Specific embodiment
Hereinafter, referring to attached drawing, detailed description of embodiments of the present invention.Referring to Fig.1, it shows and fits through this The processing method of invention is come the face side perspective view for the semiconductor wafer (hereinafter, sometimes referred to simply as chip) 11 processed.
It is clathrate on the positive 11a of semiconductor wafer 11 to be formed with a plurality of segmentation preset lines (spacing track) 13.By The devices such as IC, LSI 15 are formed in each region that vertical segmentation preset lines 13 mark off.
There is multiple electrodes convex block (hereinafter, sometimes referred to simply as convex block) 17 on the front of each device 15, chip 11 is at it Device area 19 is included on front, is formed with the multiple devices 15 for being respectively provided with multiple convex blocks 17；And periphery remaining area 21, surround device area 19.
In the processing method of the chip of embodiment of the present invention, firstly, implementing the 1st cutting slot as the 1st process and being formed Process forms depth phase by the 1st cutting tool with the 1st thickness along segmentation preset lines 13 from the face side of chip 11 When the 1st cutting slot of the completion thickness in device chip.The 1st cutting slot formation process is illustrated referring to Fig. 2.
Cutting unit 10 includes cutting tool 14, and the front end of main shaft 12 is installed in a manner of assemble and unassemble；And Aligned units 16, with visible light shooting component (visible light shooting unit) 18.Visible light shooting unit 18 has utilization can The light-exposed microscope and camera shot.
Before implementing the 1st cutting slot formation process, firstly, implementing following alignment: visible light shooting unit 18 utilizes can The light-exposed front to shoot chip 11, detection is formed in the alignment marks such as the target pattern of each device 15, according to the alignment mark To detect segmentation preset lines 13 to be cut.
After implementing alignment, implements the 1st cutting slot formation process, make the high-speed rotating bite on the direction arrow R1 Have (the 1st cutting tool) 14 from the positive 11a lateral edge of chip 11 segmentation preset lines 13 according to the completion for being equivalent to device chip The depth of thickness is cut, and is processed on the direction arrow X1 to the chuck table (not shown) of attracting holding chip 11 Feeding, to form the 1st cutting slot 23 along segmentation preset lines 13.
One side is according to the spacing of segmentation preset lines 13 by cutting unit 10 on the direction vertical with processing direction of feed X1 Index feed is carried out, successively implements the 1st cutting slot along the segmentation preset lines 13 upwardly extended in the 1st side on one side and forms work Sequence.
Then, after being rotated by 90 ° chuck table (not shown), along on 2nd direction vertical with the 1st direction The segmentation preset lines 13 of extension successively implement same 1st cutting slot formation process.
After implementing the 1st cutting slot formation process, implement sealing process, as shown in figure 3, to the front of chip 11 11a is coated with sealing material 20, is sealed the positive 11a of the chip 11 comprising the 1st cutting slot 23 using sealing material.Due to sealing Material 20 has mobility, so sealing material 20 is filled into the 1st cutting slot 23 when implementing sealing process.
As sealing material 20, composition includes epoxy resin or epoxy resin+phenolic resin 10.3%, two by quality % Cilicon oxide filler 85.3%, carbon black 0.1~0.2%, other compositions 4.2~4.3%.As other compositions, for example, including metal Hydroxide, antimony trioxide, silica etc..
When the sealing material 20 using this composition come the positive 11a of coating wafer 11 to by the positive 11a of chip 11 When sealing, sealing material 20 is in black because including the minimal amount of carbon black in sealing material 20, therefore is generally difficult to penetrate Sealing material 20 sees the positive 11a of chip 11.
Here, carbon black is mixed into sealing material 20 primarily to the electrostatic breakdown of device 15 is prevented, at present in market Upper sale not yet is free of the sealing material of carbon black.
The coating method of sealing material 20 is not particularly limited, but sealing material 20 is preferably applied to the height of convex block 17 Until degree, sealing material 20 is etched followed by etching, convex block 17 is made to emerge.
After implementing sealing process, implements grinding process, chip 11 is ground to device from the back side side 11b of chip 11 The completion thickness of part chip exposes the sealing material 20 in the 1st cutting slot 23.
The grinding process is illustrated referring to Fig. 4.Front protecting band 22 is pasted on the positive 11a of chip 11, is utilized The chuck table 24 of grinding attachment carries out attracting holding to chip 11 across front protecting band 22.
Grinding unit 26 includes: main shaft 30 is accommodated in main shaft shell 28, by not shown in a manner of it can rotate Motor carry out rotation driving；Emery wheel mounting base 32 is fixed on the front end of main shaft 30；And grinding emery wheel 34, with Assemble and unassemble mode is installed on emery wheel mounting base 32.Grinding emery wheel 34 is by cricoid emery wheel base station 36 and cements in emery wheel base station Multiple grinding grinding tools 38 of 36 lower end periphery are constituted.
In grinding process, carry out chuck table 24 for example according to 300rpm on the direction shown in arrow a Rotation rotates grinding emery wheel 34 for example according to 6000rpm on the direction shown in arrow b, and to not shown Grinding unit feed mechanism driven and make be ground emery wheel 34 grinding grinding tool 38 contacted with the back side 11b of chip 11.
Then, emery wheel 34 will be ground on one side to measure as defined in grinding and feeding downwards according to the grinding and feeding speed of regulation, one While the back side 11b to chip 11 is ground.Chip 11 is measured using contact or contactless thickness measurement equipment on one side Thickness, on one side by chip 11 be ground to as defined in such as 100 μm of thickness, make the sealing material being embedded in the 1st cutting slot 23 20 expose.
After implementing grinding process, implement following alignment process: passing through visible light from the positive side 11a of chip 11 Shooting component shoots the positive 11a of chip 11 in a manner of through sealing material 20, and detection is being formed in chip 11 just The alignment marks such as at least two target patterns in face detect segmentation preset lines 13 to be cut according to these alignment marks.
The alignment process is described in detail referring to Fig. 5.Before implementing alignment process, by the back side 11b of chip 11 Side is pasted onto peripheral part and is installed on the dicing tape T of ring-shaped frame F.
In alignment process, as shown in figure 5, across dicing tape T using the chuck table 40 of cutting apparatus to chip 11 Attracting holding is carried out, exposes the sealing material 20 for sealing the positive 11a of chip 11 upwards.Then, right using fixture 42 Ring-shaped frame F is clamped and is fixed.
In alignment process, carried out using positive 11a of the capturing elements such as the CCD of visible light shooting unit 18 to chip 11 Shooting.However, comprising ingredients such as silica filler, carbon blacks in sealing material 20, and on the front of sealing material 20 There are bumps, therefore even if by the vertical irradiation of visible light shooting unit 18 through sealing material 20 to the front of chip 11 11a is shot, and shooting image can also thicken, and is difficult to detect the alignment marks such as target pattern.
Therefore, in the alignment process of present embodiment, other than the vertical irradiation of visible light shooting unit 18, may be used also With from oblique light component 31 to shooting area, sideling irradiation light is capable of detecting when to alleviate the fuzzy of shooting image to fiducial mark Note.
It is preferred that being white light from the light that oblique light component 31 irradiates, the incidence angle of the positive 11a relative to chip 11 is preferred In the range of 30 °~60 °.It is preferred that visible light shooting unit 18 have can be to the exposure device that time for exposure etc. is adjusted (exposure)。
Then, make chuck table 40 carry out θ rotation so as to make to connect straight line obtained by these alignment marks and process into It is parallel to direction, then make cutting unit 10 shown in Fig. 2 according to alignment mark and divide preset lines 13 center between away from It is moved from the direction vertical with processing direction of feed X1, to detect segmentation preset lines 13 to be cut.
After implementing alignment process, implement segmentation process, as shown in (A) of Fig. 6, from the positive side 11a of chip 11 Pass through the 2nd cutting tool 14A with the width smaller than the width of the 1st cutting tool 14 to front along segmentation preset lines 13 11a be cut to until reaching dicing tape T by the chip 11 that sealing material 20 seals, and forms shown in (B) of Fig. 6 the 2nd and cuts Slot 25 is cut, each device chip 27 for being divided into positive 11a and 4 side to be surrounded by sealing material 20 chip 11.
After successively implementing the segmentation process along the segmentation preset lines 13 upwardly extended in the 1st side, make chuck work Make platform 40 to be rotated by 90 °, successively implements the segmentation along the segmentation preset lines 13 upwardly extended in 2nd side vertical with the 1st direction Chip 11 can be divided into positive 11a and 4 side to be sealed by sealing material 20 by process as a result, as shown in (B) of Fig. 6 Each device chip 27.
About the width of the cutting tool 14A used in segmentation process, due to having than in the 1st cutting slot formation process Used in cutting tool 14 the narrow width of width, so when 2 cutting slot 25 shown in (B) that forms Fig. 6, device core The side of piece 27 is sealed by sealing material 20.
The device chip 27 produced in this way can be mounted on mainboard by flip-chip bond, which connects It closes and the positive back side of device chip 27 is inverted and connect convex block 17 with the conductive welding disk of mainboard.

Claims (1)

1. a kind of processing method of chip, the chip is in the positive each region divided by a plurality of segmentation preset lines intersected to form It is inside respectively formed with device, which has multiple convex blocks,
The processing method of the chip is characterized in that thering is following process:
1st cutting slot formation process is cut along the segmentation preset lines by the 1st with the 1st thickness from the face side of the chip Cutting knife tool come formed depth be equivalent to device chip completion thickness the 1st cutting slot；
The chip is included the 1st using sealing material after implementing the 1st cutting slot formation process by sealing process The front sealing of cutting slot；
Grinding process, after implementing the sealing process, from the back side of the chip by the grinding wafer to the device chip Completion thickness and expose the sealing material in the 1st cutting slot；
Alignment process, after implementing the grinding process, being penetrated by visible light shooting component from the face side of the chip should Sealing material detects alignment mark, detects the segmentation preset lines to be cut according to the alignment mark；And segmentation process, After implementing the alignment process, passing through from the face side of the chip along the segmentation preset lines has than the 1st bite 2nd cutting tool of the 2nd small thickness of the 1st thickness of tool cuts the sealing material in the 1st cutting slot, by this Each device chip that chip is divided into front and 4 sides to be surrounded by the sealing material,
The alignment is implemented to the sideling irradiation light of region captured by the visible light shooting component by oblique light component on one side on one side Process.
CN201811038008.1A 2017-09-08 2018-09-06 The processing method of chip Pending CN109473397A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017-172837 2017-09-08
JP2017172837A JP7013084B2 (en) 2017-09-08 2017-09-08 Wafer processing method

Publications (1)

Publication Number Publication Date
CN109473397A true CN109473397A (en) 2019-03-15

Family

ID=65441550

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811038008.1A Pending CN109473397A (en) 2017-09-08 2018-09-06 The processing method of chip

Country Status (6)

Country Link
JP (1) JP7013084B2 (en)
KR (1) KR102581131B1 (en)
CN (1) CN109473397A (en)
DE (1) DE102018215269A1 (en)
SG (1) SG10201807745YA (en)
TW (1) TWI761588B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001127206A (en) * 1999-08-13 2001-05-11 Citizen Watch Co Ltd Manufacturing method of chip-scale package and manufacturing method of ic chip
JP2003321594A (en) * 2002-04-26 2003-11-14 Hitachi Chem Co Ltd Epoxy resin molding material for sealing and electronic part device
CN103131355A (en) * 2011-11-28 2013-06-05 日东电工株式会社 Under-fill material and method for producing semiconductor device
JP2017022280A (en) * 2015-07-13 2017-01-26 株式会社ディスコ Wafer processing method
JP2017107984A (en) * 2015-12-09 2017-06-15 株式会社ディスコ Wafer processing method

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0756877B2 (en) * 1990-01-24 1995-06-14 三菱電機株式会社 Lead flatness measuring device for semiconductor device
JP2003165893A (en) * 2001-11-30 2003-06-10 Shin Etsu Chem Co Ltd Epoxy resin composition for sealing semiconductor and semiconductor device
US6649445B1 (en) * 2002-09-11 2003-11-18 Motorola, Inc. Wafer coating and singulation method
JP2004200258A (en) * 2002-12-17 2004-07-15 Shinko Electric Ind Co Ltd Device and method for inspecting bump
JP2009158763A (en) * 2007-12-27 2009-07-16 Disco Abrasive Syst Ltd Protective film coating apparatus
JP5895332B2 (en) * 2010-04-01 2016-03-30 株式会社ニコン Position detection apparatus, overlay apparatus, position detection method, and device manufacturing method
JP5948034B2 (en) 2011-09-27 2016-07-06 株式会社ディスコ Alignment method
JP5363662B2 (en) * 2011-09-30 2013-12-11 リンテック株式会社 Dicing sheet with protective film forming layer and chip manufacturing method
JP2014003274A (en) * 2012-05-25 2014-01-09 Nitto Denko Corp Method for manufacturing semiconductor device and underfill material
JP6157890B2 (en) * 2013-03-26 2017-07-05 日東電工株式会社 Underfill material, sealing sheet, and method for manufacturing semiconductor device
WO2015016053A1 (en) * 2013-07-29 2015-02-05 リンテック株式会社 Composite sheet for forming protective film, chip having protective film, and production method for chip having protective film
JP2016015438A (en) 2014-07-03 2016-01-28 株式会社ディスコ Alignment method
JP2017028160A (en) * 2015-07-24 2017-02-02 株式会社ディスコ Machining method for wafer
JP2017054888A (en) * 2015-09-08 2017-03-16 株式会社ディスコ Processing method for wafer
JP6608694B2 (en) * 2015-12-25 2019-11-20 株式会社ディスコ Wafer processing method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001127206A (en) * 1999-08-13 2001-05-11 Citizen Watch Co Ltd Manufacturing method of chip-scale package and manufacturing method of ic chip
JP2003321594A (en) * 2002-04-26 2003-11-14 Hitachi Chem Co Ltd Epoxy resin molding material for sealing and electronic part device
CN103131355A (en) * 2011-11-28 2013-06-05 日东电工株式会社 Under-fill material and method for producing semiconductor device
JP2017022280A (en) * 2015-07-13 2017-01-26 株式会社ディスコ Wafer processing method
JP2017107984A (en) * 2015-12-09 2017-06-15 株式会社ディスコ Wafer processing method

Also Published As

Publication number Publication date
TWI761588B (en) 2022-04-21
JP7013084B2 (en) 2022-01-31
JP2019050250A (en) 2019-03-28
TW201913779A (en) 2019-04-01
SG10201807745YA (en) 2019-04-29
DE102018215269A1 (en) 2019-03-14
KR20190028315A (en) 2019-03-18
KR102581131B1 (en) 2023-09-20

Similar Documents

Publication Publication Date Title
CN109473396A (en) The processing method of chip
CN109473392A (en) The processing method of chip
CN109473351A (en) The processing method of chip
CN109473348A (en) The processing method of chip
CN109473394A (en) The processing method of chip
CN109473349A (en) The processing method of chip
CN109473395A (en) The processing method of chip
CN109494189A (en) The processing method of chip
CN109473397A (en) The processing method of chip
CN109473393A (en) The processing method of chip
CN109514744A (en) The processing method of chip
CN109473350A (en) The processing method of chip
CN109473360A (en) The processing method of chip
CN109524351A (en) The processing method of chip
CN109545743A (en) The processing method of chip

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20190315