CN109545743A - The processing method of chip - Google Patents

The processing method of chip Download PDF

Info

Publication number
CN109545743A
CN109545743A CN201811067515.8A CN201811067515A CN109545743A CN 109545743 A CN109545743 A CN 109545743A CN 201811067515 A CN201811067515 A CN 201811067515A CN 109545743 A CN109545743 A CN 109545743A
Authority
CN
China
Prior art keywords
chip
sealing material
alignment
preset lines
device wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201811067515.8A
Other languages
Chinese (zh)
Inventor
铃木克彦
伴祐人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Publication of CN109545743A publication Critical patent/CN109545743A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • H01L21/681Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment using optical controlling means
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/02Positioning or observing the workpiece, e.g. with respect to the point of impact; Aligning, aiming or focusing the laser beam
    • B23K26/03Observing, e.g. monitoring, the workpiece
    • B23K26/032Observing, e.g. monitoring, the workpiece using optical means
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/08Devices involving relative movement between laser beam and workpiece
    • B23K26/083Devices involving movement of the workpiece in at least one axial direction
    • B23K26/0853Devices involving movement of the workpiece in at least in two axial directions, e.g. in a plane
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/38Removing material by boring or cutting
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/50Working by transmitting the laser beam through or within the workpiece
    • B23K26/53Working by transmitting the laser beam through or within the workpiece for modifying or reforming the material inside the workpiece, e.g. for producing break initiation cracks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/40Semiconductor devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2103/00Materials to be soldered, welded or cut
    • B23K2103/16Composite materials, e.g. fibre reinforced
    • B23K2103/166Multilayered materials
    • B23K2103/172Multilayered materials wherein at least one of the layers is non-metallic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2103/00Materials to be soldered, welded or cut
    • B23K2103/50Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26
    • B23K2103/56Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26 semiconducting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67092Apparatus for mechanical treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54426Marks applied to semiconductor devices or parts for alignment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • H01L2224/13082Two-layer arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Oil, Petroleum & Natural Gas (AREA)
  • Dicing (AREA)
  • Laser Beam Processing (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

The processing method of chip is provided, implements alignment process through the sealing material comprising carbon black for being coated on front wafer surface.The chip is the device wafer that device is respectively formed in the chip area divided on front by a plurality of segmentation preset lines intersected to form, its front is sealed by sealing material, this method has following process: alignment process, the face side of device wafer shoot detecting alignment mark through sealing material by visible light shooting component from the face side of chip, the segmentation preset lines that should be laser machined are detected according to alignment mark;And segmentation process, the laser beam for having absorbent wavelength for sealing material and device wafer is irradiated along segmentation preset lines from the face side of chip, the each device chip for being divided into front to be sealed by sealing material the chip by ablation, alignment process is implemented to the sideling irradiation light of region captured by visible light shooting component by oblique light component on one side on one side.

Description

The processing method of chip
Technical field
The present invention relates to the processing methods of WL-CSP chip.
Background technique
WL-CSP (Wafer-level Chip Size Package: crystal wafer chip dimension encapsulation) chip refers in crystalline substance It is formed in the state of piece and resin seal is carried out to face side after rerouting layer or electrode (metal column) and utilizes cutting tool etc. It is divided into the technology of each encapsulation, is the size of semiconductor device chip to the size that chip carries out encapsulation obtained by singualtion, because This is also widely used from the viewpoint of miniaturization and lightweight.
In the manufacturing process of WL-CSP chip, weight cloth is formed in the device surface side for being formed with the device wafer of multiple devices Line layer then forms the metal column connecting with the electrode in device across rewiring layer, utilizes resin by metal column and device later Part sealing.
Then, after carrying out thinning to sealing material and exposing metal column in sealing material front, in metal column End face formed be referred to as electrode bumps external terminal.Later, using cutting apparatus etc. WL-CSP chip is cut and It is divided into each CSP.
In order to protect semiconductor devices from impact or moisture etc., it is critically important for being sealed using sealing material.It is logical Often, as sealing material, using sealing material obtained by the filler that is made of SiC has been mixed into epoxy resin, to make close Coefficient of thermal expansion of the coefficient of thermal expansion of closure material close to semiconductor device chip, it is therefore prevented that the heating generated by the difference of coefficient of thermal expansion When encapsulation it is damaged.
WL-CSP chip is divided into each CSP usually using cutting apparatus.In this case, due to WL-CSP chip The device that be used to detect segmentation preset lines is covered by resin, so the target pattern of device can not be detected from face side.
For this purpose, the electrode bumps on the resin for being formed in WL-CSP chip are inferred into segmentation preset lines as target, or Person on the upper surface of resin target of print register etc. and be split the alignment of preset lines and cutting tool.
However, since electrode bumps or the target being printed on resin are accurately formed unlike device, so making To there is a problem of that precision is lower to mutatis mutandis target.Therefore, inferring that segmentation is pre- according to the target of electrode bumps or printing In the case where alignment, it is possible to be cut device portions with deviateing with segmentation preset lines.
Thus, for example being proposed brilliant with the device exposed in chip periphery in Japanese Unexamined Patent Publication 2013-74021 bulletin The method being aligned on the basis of the pattern of piece.
Patent document 1: Japanese Unexamined Patent Publication 2013-074021 bulletin
Patent document 2: Japanese Unexamined Patent Publication 2016-015438 bulletin
However, it is poor in the usual device precision in the periphery of chip, it is real on the basis of by the pattern exposed in the periphery of chip When applying alignment, it is possible to chip is split with the position that separates of segmentation preset lines, and because chip it is different there is also The pattern of device wafer is not the case where periphery is exposed.
Summary of the invention
The present invention is completed in view of such point, is coated on front wafer surface it is intended that providing and can penetrate Sealing material comprising carbon black implements the processing method of the chip of alignment process.
According to the present invention, the processing method of chip is provided, which is pre- by a plurality of segmentation intersected to form on front The device wafer of device is respectively formed in the chip area that alignment divides, the front of the device wafer is sealed by sealing material, Multiple convex blocks are respectively formed in the chip area of the sealing material, which is characterized in that the processing method of the chip has Following process: alignment process penetrates the sealing material to the device from the face side of the chip by visible light shooting component The face side of chip is shot and detects alignment mark, and the segmentation that should be laser machined is detected according to the alignment mark Preset lines;And segmentation process shines from the face side of the chip along the segmentation preset lines after implementing the alignment process The laser beam for having absorbent wavelength for the sealing material and the device wafer is penetrated, is divided the chip by ablation At each device chip that front is sealed by the sealing material, the visible light shooting component is clapped by oblique light component on one side The region taken the photograph sideling irradiation light, implements the alignment process on one side.
The processing method of chip according to the present invention utilizes oblique light component sideling irradiation light, on one side by visible on one side Photo-beat takes the photograph component and detects the alignment mark for being formed in device wafer through sealing material, can be implemented according to alignment mark pair Standard, therefore can simply implement alignment process, without as in the past by the sealing material of the positive outer peripheral portion of chip Removal.
Therefore, there is absorbability for sealing material and device wafer from the face side of chip along segmentation preset lines irradiation Wavelength laser beam, so as to divide the wafer into each device chip by ablation.
Detailed description of the invention
(A) of Fig. 1 is the exploded perspective view of WL-CSP chip, and (B) of Fig. 1 is the perspective view of WL-CSP chip.
Fig. 2 is the enlarged cross-sectional view of WL-CSP chip.
Fig. 3 is to show the solid that WL-CSP chip is pasted onto the situation that peripheral part is installed in the dicing tape of ring-shaped frame Figure.
Fig. 4 is the cross-sectional view for showing alignment process.
(A) of Fig. 5 is the cross-sectional view for showing segmentation process, and (B) of Fig. 5 is the enlarged cross-sectional view for showing segmentation process.
Label declaration
11: device wafer;13: segmentation preset lines;15: device;16: laser head (condenser);21: metal column;23: sealing Material;25: convex block;26: visible light shooting component (visible light shooting unit);27:WL-CSP chip;28: oblique light component; 31: device chip (CSP).
Specific embodiment
Hereinafter, referring to attached drawing, detailed description of embodiments of the present invention.(A) referring to Fig.1, shows WL-CSP The exploded perspective view of chip 27.(B) of Fig. 1 is the perspective view of WL-CSP chip 27.
As shown in (A) of Fig. 1, on the positive 11a of device wafer 11, make a reservation in a plurality of segmentation by being formed as clathrate The devices such as LSI 15 are formed in each region that line (spacing track) 13 marks off.
The back side 11b of device wafer (hereinafter, sometimes referred to simply as chip) 11 is ground in advance and is thinned to defined Thickness (100 μm~200 μm or so), then, as shown in Fig. 2, form be electrically connected with the electrode 17 in device 15 it is multiple After metal column 21, by sealing material 23 in the way of embedded metal column 21 by the positive 11a side seal of chip 11.
As sealing material 23, composition includes epoxy resin or epoxy resin+phenolic resin 10.3%, two by quality % Cilicon oxide filler 8.53%, carbon black 0.1~0.2%, other compositions 4.2~4.3%.As other compositions, for example, including metal Hydroxide, antimony trioxide, silica etc..
When the sealing material 23 using this composition come the positive 11a of coating wafer 11 to by the positive 11a of chip 11 When sealing, the minimal amount of carbon black included in the sealing material 23 of sealing material 23 due to, is in black, therefore is generally difficult to penetrate Sealing material 23 sees the positive 11a of chip 11.
Here, carbon black is mixed into sealing material 23 primarily to the electrostatic breakdown of device 15 is prevented, at present in market Upper sale not yet is free of the sealing material of carbon black.
As other embodiments, can also be formd on the positive 11a to device wafer 11 after rerouting layer, Reroute the metal column 21 for being formed on layer and being electrically connected with the electrode 17 in device 15.
Then, using the flush cut device (surface with the Tool in Cutting tool being made of single-crystal diamond Plane: planisher) or referred to as abrasive machine grinding attachment to sealing material 23 carry out thinning.It is carried out to sealing material 23 After thinning, such as expose the end face of metal column 21 by plasma etching.
Then, the metal coupling of leypewter etc. is formed on the end face of the metal column 21 of exposing using well known method 25, to complete WL-CSP chip 27.In the WL-CSP chip 27 of present embodiment, sealing material 23 with a thickness of 100 μm Left and right.
When being processed using laser processing device to WL-CSP chip 27, as shown in figure 3, it is preferred that by WL-CSP chip 27, which are pasted onto peripheral part, is glued on the dicing tape T as adhesive tape of ring-shaped frame F.WL-CSP chip 27 becomes as a result, The state supported by dicing tape T by ring-shaped frame F.
It but, can also be using without using ring-type when being processed using laser processing device to WL-CSP chip 27 Frame F and on the back side of WL-CSP chip 27 paste adhesive tape mode.
In the processing method of chip of the invention, firstly, implementing following alignment process: just from WL-CSP chip 27 Surface side shoots the positive 11a of device wafer 11 in a manner of through sealing material 23 visible light shooting component, examines Survey is formed in the alignment marks such as positive at least two target pattern of device wafer 11, is answered according to these alignment marks to detect The segmentation preset lines 13 laser machined.
The alignment process is described in detail referring to Fig. 4.Before implementing alignment process, by the back side 11b of chip 11 Side is pasted onto peripheral part and is installed on the dicing tape T of ring-shaped frame F.
In alignment process, as shown in figure 4, across dicing tape T using the chuck table 10 of laser processing device to WL- CSP chip 27 carries out attracting holding, exposes the sealing material 23 for sealing the positive 11a of device wafer 11 upwards.Then, Ring-shaped frame F is clamped using fixture 12 and is fixed.
In alignment process, using capturing elements such as the CCD of visible light shooting unit 26 to the front of WL-CSP chip 27 It is shot.However, comprising the ingredients such as silica filler, carbon black in sealing material 23, and sealing material 23 just There are bumps on face, therefore even if by the vertical irradiation of visible light shooting unit 26 through sealing material 23 to device wafer 11 positive 11a is shot, and shooting image can also thicken, and is difficult to detect the alignment marks such as target pattern.
Therefore, in the alignment process of present embodiment, other than the vertical irradiation of visible light shooting unit 26, also from Oblique light component 28, to alleviate the fuzzy of shooting image, is capable of detecting when alignment mark to shooting area sideling irradiation light.
The light irradiated from oblique light component 28 is preferably white light, and the positive incidence angle relative to WL-CSP chip 27 is excellent It selects in the range of 30 °~60 °.It is preferred that visible light shooting unit 26 have can be to the exposure device that time for exposure etc. is adjusted (exposure)。
Then, make chuck table 10 carry out θ rotation so as to make to connect straight line obtained by these alignment marks and process into It is parallel to direction, then make chuck table 10 shown in fig. 5 according between alignment mark and the center of segmentation preset lines 13 Distance moves on the direction vertical with processing direction of feed X1, to detect the segmentation preset lines that should be laser machined 13。
It is pre- along segmentation from the face side of WL-CSP chip 27 as shown in (A) of Fig. 5 after implementing alignment process Alignment 13 is irradiated to have sealing material 23 and device wafer 11 from the laser head (condenser) 16 of laser processing device and be absorbed Property wavelength (for example, 355nm) laser beam LB, thus formed by ablation shown in (B) of Fig. 5 laser machine Slot 29, each device chip (CSP) 31 for being divided into front to be sealed by sealing material 23 WL-CSP chip 27.
After successively implementing the segmentation process along the segmentation preset lines 13 upwardly extended in the 1st side, make chuck work Make platform 10 to be rotated by 90 °, successively implements the segmentation along the segmentation preset lines 13 upwardly extended in 2nd side vertical with the 1st direction WL-CSP chip 27 can be divided into front to be sealed by sealing material 23 each by process as a result, as shown in (B) of Fig. 5 CSP 31。
The device chip (CSP) 31 produced in this way can be mounted on mainboard by flip-chip bond, the upside-down mounting Chip, which is engaged, to be inverted the positive back side of CSP 31 and connect convex block 25 with the conductive welding disk of mainboard.

Claims (1)

1. a kind of processing method of chip, which is the chip divided on front by a plurality of segmentation preset lines intersected to form The device wafer of device is respectively formed in region, the front of the device wafer is sealed by sealing material, in the sealing material Multiple convex blocks are respectively formed in the chip area, which is characterized in that
The processing method of the chip has following process:
Alignment process, from the face side of the chip by visible light shooting component through the sealing material to the device wafer just Surface side is shot and detects alignment mark, and the segmentation preset lines that should be laser machined are detected according to the alignment mark; And
Segmentation process, after implementing the alignment process, from the face side of the chip along the segmentation preset lines irradiate for The sealing material and the device wafer have the laser beam of absorbent wavelength, and the chip is divided into front by ablation The each device chip sealed by the sealing material,
The alignment is implemented to the sideling irradiation light of region captured by the visible light shooting component by oblique light component on one side on one side Process.
CN201811067515.8A 2017-09-19 2018-09-13 The processing method of chip Pending CN109545743A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017178723A JP7118522B2 (en) 2017-09-19 2017-09-19 Wafer processing method
JP2017-178723 2017-09-19

Publications (1)

Publication Number Publication Date
CN109545743A true CN109545743A (en) 2019-03-29

Family

ID=65527150

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811067515.8A Pending CN109545743A (en) 2017-09-19 2018-09-13 The processing method of chip

Country Status (6)

Country Link
JP (1) JP7118522B2 (en)
KR (1) KR102569623B1 (en)
CN (1) CN109545743A (en)
DE (1) DE102018215818A1 (en)
SG (1) SG10201807861PA (en)
TW (1) TWI795441B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014003274A (en) * 2012-05-25 2014-01-09 Nitto Denko Corp Method for manufacturing semiconductor device and underfill material
JP2015028980A (en) * 2013-07-30 2015-02-12 株式会社ディスコ Wafer processing method
CN105679709A (en) * 2014-12-08 2016-06-15 株式会社迪思科 Wafer processing method
JP2017108089A (en) * 2015-12-04 2017-06-15 株式会社東京精密 Laser processing apparatus and laser processing method

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0756877B2 (en) * 1990-01-24 1995-06-14 三菱電機株式会社 Lead flatness measuring device for semiconductor device
JP2003327666A (en) 2002-05-16 2003-11-19 Kyocera Chemical Corp Epoxy resin composition and semiconductor sealed device
US6649445B1 (en) * 2002-09-11 2003-11-18 Motorola, Inc. Wafer coating and singulation method
JP2004200258A (en) * 2002-12-17 2004-07-15 Shinko Electric Ind Co Ltd Device and method for inspecting bump
JP2006052279A (en) 2004-08-11 2006-02-23 Tokai Carbon Co Ltd Carbon black colorant for semiconductor sealing material and method for producing the same
JP2009158763A (en) * 2007-12-27 2009-07-16 Disco Abrasive Syst Ltd Protective film coating apparatus
JP5895332B2 (en) * 2010-04-01 2016-03-30 株式会社ニコン Position detection apparatus, overlay apparatus, position detection method, and device manufacturing method
JP5948034B2 (en) 2011-09-27 2016-07-06 株式会社ディスコ Alignment method
JP2015023078A (en) 2013-07-17 2015-02-02 株式会社ディスコ Method of processing wafer
JP2016015438A (en) 2014-07-03 2016-01-28 株式会社ディスコ Alignment method
JP6465722B2 (en) 2015-04-06 2019-02-06 株式会社ディスコ Processing equipment
JP6557081B2 (en) * 2015-07-13 2019-08-07 株式会社ディスコ Wafer processing method
JP2017028160A (en) * 2015-07-24 2017-02-02 株式会社ディスコ Machining method for wafer
JP2017054888A (en) * 2015-09-08 2017-03-16 株式会社ディスコ Processing method for wafer
JP2017092129A (en) * 2015-11-05 2017-05-25 株式会社ディスコ Processing method of wafer
JP6608694B2 (en) * 2015-12-25 2019-11-20 株式会社ディスコ Wafer processing method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014003274A (en) * 2012-05-25 2014-01-09 Nitto Denko Corp Method for manufacturing semiconductor device and underfill material
JP2015028980A (en) * 2013-07-30 2015-02-12 株式会社ディスコ Wafer processing method
CN105679709A (en) * 2014-12-08 2016-06-15 株式会社迪思科 Wafer processing method
JP2017108089A (en) * 2015-12-04 2017-06-15 株式会社東京精密 Laser processing apparatus and laser processing method

Also Published As

Publication number Publication date
KR20190032192A (en) 2019-03-27
SG10201807861PA (en) 2019-04-29
TWI795441B (en) 2023-03-11
DE102018215818A1 (en) 2019-03-21
JP2019054187A (en) 2019-04-04
TW201916150A (en) 2019-04-16
JP7118522B2 (en) 2022-08-16
KR102569623B1 (en) 2023-08-22

Similar Documents

Publication Publication Date Title
CN109473396B (en) Wafer processing method
CN109473392B (en) Wafer processing method
CN109473348B (en) Wafer processing method
CN109473395B (en) Wafer processing method
CN109514744A (en) The processing method of chip
CN109545743A (en) The processing method of chip
CN109494189B (en) Wafer processing method
KR102581127B1 (en) Method for processing wafer
CN109524354A (en) The processing method of chip
CN109524351A (en) The processing method of chip
CN109524353A (en) The processing method of chip
CN109524352A (en) The processing method of chip
CN109473393B (en) Wafer processing method
KR20190028315A (en) Method for processing wafer

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination