KR20190032192A - Wafer processing method - Google Patents
Wafer processing method Download PDFInfo
- Publication number
- KR20190032192A KR20190032192A KR1020180104752A KR20180104752A KR20190032192A KR 20190032192 A KR20190032192 A KR 20190032192A KR 1020180104752 A KR1020180104752 A KR 1020180104752A KR 20180104752 A KR20180104752 A KR 20180104752A KR 20190032192 A KR20190032192 A KR 20190032192A
- Authority
- KR
- South Korea
- Prior art keywords
- wafer
- sealing material
- alignment
- divided
- surface side
- Prior art date
Links
- 238000003672 processing method Methods 0.000 title description 2
- 238000000034 method Methods 0.000 claims abstract description 22
- 230000001678 irradiating effect Effects 0.000 claims abstract description 6
- 238000003384 imaging method Methods 0.000 claims description 15
- 239000000463 material Substances 0.000 claims description 9
- 239000008393 encapsulating agent Substances 0.000 claims description 7
- 239000004065 semiconductor Substances 0.000 claims description 6
- 238000005538 encapsulation Methods 0.000 claims description 4
- 239000003082 abrasive agent Substances 0.000 claims 1
- 239000003566 sealing material Substances 0.000 abstract description 24
- 239000006229 carbon black Substances 0.000 abstract description 7
- 238000002679 ablation Methods 0.000 abstract description 2
- 230000000149 penetrating effect Effects 0.000 abstract 1
- 235000012431 wafers Nutrition 0.000 description 71
- 239000002184 metal Substances 0.000 description 11
- 238000002507 cathodic stripping potentiometry Methods 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 238000005520 cutting process Methods 0.000 description 6
- 239000011347 resin Substances 0.000 description 5
- 229920005989 resin Polymers 0.000 description 5
- 239000003822 epoxy resin Substances 0.000 description 3
- 239000000945 filler Substances 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 239000002390 adhesive tape Substances 0.000 description 2
- ADCOVFLJGNWWNZ-UHFFFAOYSA-N antimony trioxide Chemical compound O=[Sb]O[Sb]=O ADCOVFLJGNWWNZ-UHFFFAOYSA-N 0.000 description 2
- 238000005286 illumination Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910000000 metal hydroxide Inorganic materials 0.000 description 1
- 150000004692 metal hydroxides Chemical class 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
- H01L21/681—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment using optical controlling means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/02—Positioning or observing the workpiece, e.g. with respect to the point of impact; Aligning, aiming or focusing the laser beam
- B23K26/03—Observing, e.g. monitoring, the workpiece
- B23K26/032—Observing, e.g. monitoring, the workpiece using optical means
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/08—Devices involving relative movement between laser beam and workpiece
- B23K26/083—Devices involving movement of the workpiece in at least one axial direction
- B23K26/0853—Devices involving movement of the workpiece in at least in two axial directions, e.g. in a plane
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/38—Removing material by boring or cutting
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/50—Working by transmitting the laser beam through or within the workpiece
- B23K26/53—Working by transmitting the laser beam through or within the workpiece for modifying or reforming the material inside the workpiece, e.g. for producing break initiation cracks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2103/00—Materials to be soldered, welded or cut
- B23K2103/16—Composite materials, e.g. fibre reinforced
- B23K2103/166—Multilayered materials
- B23K2103/172—Multilayered materials wherein at least one of the layers is non-metallic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2103/00—Materials to be soldered, welded or cut
- B23K2103/50—Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26
- B23K2103/56—Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26 semiconducting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13082—Two-layer arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Mechanical Engineering (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Oil, Petroleum & Natural Gas (AREA)
- Dicing (AREA)
- Laser Beam Processing (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Description
본 발명은 WL-CSP 웨이퍼의 가공 방법에 관한 것이다.The present invention relates to a method of processing a WL-CSP wafer.
WL-CSP (Wafer-level Chip Size Package) 웨이퍼란, 웨이퍼의 상태로 재배선층이나 전극 (금속 포스트) 을 형성 후, 표면측을 수지 봉지 (封止) 하고, 절삭 블레이드 등으로 각 패키지로 분할하는 기술로, 웨이퍼를 개편화한 패키지의 크기가 반도체 디바이스 칩의 크기가 되기 때문에, 소형화 및 경량화의 관점에서도 널리 채용되고 있다.Wafer-level Chip Size Package (WL-CSP) wafer is a wafer in which a rewiring layer or an electrode (metal post) is formed in the state of a wafer, the surface side is resin sealed and divided into individual packages by a cutting blade or the like Technology has been widely adopted from the viewpoints of downsizing and weight saving because the size of the package obtained by dividing the wafer becomes the size of the semiconductor device chip.
WL-CSP 웨이퍼의 제조 프로세스에서는, 복수의 디바이스가 형성된 디바이스 웨이퍼의 디바이스면측에 재배선층을 형성하고, 또한 재배선층을 통하여 디바이스 중의 전극에 접속하는 금속 포스트를 형성한 후, 금속 포스트 및 디바이스를 수지로 봉지한다.In a manufacturing process of a WL-CSP wafer, a re-wiring layer is formed on the device surface side of a device wafer on which a plurality of devices are formed, and a metal post to be connected to an electrode in the device is formed through a re- Lt; / RTI >
이어서, 봉지재를 박화 (薄化) 함과 함께 금속 포스트를 봉지재 표면에 노출시킨 후, 금속 포스트의 단면에 전극 범프라고 불리는 외부 단자를 형성한다. 그 후, 절삭 장치 등으로 WL-CSP 웨이퍼를 절삭하여 개개의 CSP 로 분할한다.Subsequently, the sealing material is thinned and the metal post is exposed on the surface of the sealing material, and then an external terminal called an electrode bump is formed in the end face of the metal post. Thereafter, the WL-CSP wafer is cut by a cutting device or the like to be divided into individual CSPs.
반도체 디바이스를 충격이나 습기 등으로부터 보호하기 위해, 봉지재로 봉지하는 것이 중요하다. 통상, 봉지재로서, 에폭시 수지 중에 SiC 로 이루어지는 필러를 혼입한 봉지재를 사용함으로써, 봉지재의 열팽창률을 반도체 디바이스 칩의 열팽창률에 가깝게 하여, 열팽창률의 차에 의해 생기는 가열시의 패키지의 파손을 방지하고 있다.In order to protect the semiconductor device from shock, moisture, etc., it is important to seal the semiconductor device with an encapsulating material. Normally, as a sealing material, an encapsulation material in which a filler made of SiC is mixed in an epoxy resin is used, so that the coefficient of thermal expansion of the encapsulation material is made close to the coefficient of thermal expansion of the semiconductor device chip, .
WL-CSP 웨이퍼는, 일반적으로 절삭 장치를 사용하여 개개의 CSP 로 분할된다. 이 경우, WL-CSP 웨이퍼는, 분할 예정 라인을 검출하기 위해서 이용하는 디바이스가 수지로 덮여 있기 때문에, 표면측으로부터 디바이스의 타깃 패턴을 검출할 수 없다.WL-CSP wafers are generally divided into individual CSPs using a cutting device. In this case, in the WL-CSP wafer, since the device used for detecting the line to be divided is covered with resin, the target pattern of the device can not be detected from the surface side.
그 때문에, WL-CSP 웨이퍼의 수지 상에 형성된 전극 범프를 타깃으로 하여 분할 예정 라인을 산출하거나, 수지의 상면에 얼라인먼트용의 타깃을 인쇄하는 등을 하여 분할 예정 라인과 절삭 블레이드의 얼라인먼트를 실시하고 있었다.For this purpose, the line to be divided is calculated using the electrode bumps formed on the resin of the WL-CSP wafer as a target, or the target for alignment is printed on the upper surface of the resin to align the line to be divided and the cutting blade there was.
그러나, 전극 범프나 수지 상에 인쇄된 타깃은 디바이스와 같이 고정밀도로는 형성되어 있지 않기 때문에, 얼라인먼트용의 타깃으로는 정밀도가 낮다는 문제가 있다. 따라서, 전극 범프나 인쇄된 타깃에 기초하여 분할 예정 라인을 산출했을 경우, 분할 예정 라인으로부터 벗어나 디바이스 부분을 절삭해 버릴 우려가 있었다.However, since the target printed on the electrode bump or the resin is not formed with high precision as in the device, there is a problem that precision is low as a target for alignment. Therefore, when the line to be divided is calculated based on the electrode bump or the printed target, the device portion may be cut off from the line to be divided.
그래서, 예를 들어 일본 공개특허공보 2013-74021호에서는, 웨이퍼의 외주에서 노출되는 디바이스 웨이퍼의 패턴을 기초로 얼라인먼트하는 방법이 제안되어 있다.Thus, for example, in Japanese Laid-Open Patent Publication No. 2013-74021, a method of aligning based on a pattern of a device wafer exposed on the periphery of a wafer has been proposed.
그러나, 일반적으로 웨이퍼의 외주에서는 디바이스 정밀도가 나빠, 웨이퍼의 외주에서 노출되는 패턴을 기초로 얼라인먼트를 실시하면, 분할 예정 라인과는 벗어난 위치에서 웨이퍼를 분할해 버릴 우려가 있는 데다가, 웨이퍼에 따라서는 디바이스 웨이퍼의 패턴이 외주에서 노출되어 있지 않은 것도 있다.However, in general, when alignment is performed on the basis of a pattern exposed on the outer periphery of the wafer because the accuracy of the device is poor on the outer periphery of the wafer, there is a possibility that the wafer is divided at a position deviated from the line to be divided, The pattern of the device wafer may not be exposed from the outer periphery.
본 발명은 이와 같은 점을 감안하여 이루어진 것으로, 그 목적으로 하는 점은, 웨이퍼 표면에 피복된 카본 블랙을 함유하는 봉지재를 통하여 얼라인먼트 공정을 실시 가능한 웨이퍼의 가공 방법을 제공하는 것이다.The object of the present invention is to provide a method of processing a wafer capable of performing an alignment process through an encapsulant containing carbon black coated on the wafer surface.
본 발명에 의하면, 표면에 교차하여 형성된 복수의 분할 예정 라인에 의해 구획된 칩 영역에 각각 디바이스가 형성된 디바이스 웨이퍼의 표면이 봉지재로 봉지되고, 그 봉지재의 그 칩 영역에 각각 복수의 범프가 형성된 웨이퍼의 가공 방법으로서, 그 웨이퍼의 표면측으로부터 가시광 촬상 수단에 의해 그 봉지재를 투과하여 그 디바이스 웨이퍼의 표면측을 촬상하여 얼라인먼트 마크를 검출하고, 그 얼라인먼트 마크에 기초하여 레이저 가공해야 할 그 분할 예정 라인을 검출하는 얼라인먼트 공정과, 그 얼라인먼트 공정을 실시한 후, 그 웨이퍼의 표면측으로부터 그 분할 예정 라인을 따라 그 봉지재 및 그 디바이스 웨이퍼에 대해 흡수성을 갖는 파장의 레이저 빔을 조사하고, 어블레이션 가공에 의해 표면이 그 봉지재에 의해 봉지된 개개의 디바이스 칩으로 분할하는 분할 공정을 구비하고, 그 얼라인먼트 공정은, 그 가시광 촬상 수단에 의해 촬상하는 영역에 사광 수단에 의해 경사지게 광을 조사하면서 실시하는 것을 특징으로 하는 웨이퍼의 가공 방법이 제공된다.According to the present invention, the surface of a device wafer, on which a device is formed in a chip area divided by a plurality of lines to be divided formed on the surface, is sealed with an encapsulating material, and a plurality of bumps are formed in the chip area of the encapsulating material A method for processing a wafer, comprising the steps of: detecting the alignment mark by imaging the surface side of the device wafer by transmitting the sealing material through the visible light imaging means from the front side of the wafer; An alignment step of detecting a predetermined line and an alignment step of irradiating the encapsulant and the device wafer with a laser beam having a water absorbing property along the line to be divided from the surface side of the wafer, Each device whose surface is sealed by the sealing material by machining And a step of dividing the wafer into chips, wherein the alignment step is carried out while irradiating light obliquely to the area to be imaged by the visible light imaging means with a light-emitting means.
본 발명의 웨이퍼의 가공 방법에 의하면, 사광 수단으로 경사지게 광을 조사하면서 가시광 촬상 수단에 의해 봉지재를 투과하여 디바이스 웨이퍼에 형성된 얼라인먼트 마크를 검출하고, 얼라인먼트 마크에 기초하여 얼라인먼트를 실시할 수 있도록 했으므로, 종래와 같이 웨이퍼의 표면의 외주 부분의 봉지재를 제거하는 일 없이 간단하게 얼라인먼트 공정을 실시할 수 있다.According to the processing method of a wafer of the present invention, since the alignment mark formed on the device wafer is transmitted through the sealing material by visible light imaging means while irradiating the light with obliquely light by the light emitting means, and alignment can be performed based on the alignment mark , It is possible to carry out the alignment process simply without removing the sealing material of the outer circumferential portion of the surface of the wafer as in the prior art.
따라서, 웨이퍼의 표면측으로부터 봉지재 및 디바이스 웨이퍼에 대해 흡수성을 갖는 파장의 레이저 빔을 분할 예정 라인을 따라 조사하고, 어블레이션 가공에 의해 웨이퍼를 개개의 디바이스 칩으로 분할할 수 있다.Therefore, it is possible to irradiate the encapsulant and the device wafer from the surface side of the wafer with a laser beam of a wavelength having an absorbing property along the line to be divided, and divide the wafer into individual device chips by ablation processing.
도 1(A) 는 WL-CSP 웨이퍼의 분해 사시도, 도 1(B) 는 WL-CSP 웨이퍼의 사시도이다.
도 2 는, WL-CSP 웨이퍼의 확대 단면도이다.
도 3 은, WL-CSP 웨이퍼를 외주부가 환상 (環狀) 프레임에 장착된 다이싱 테이프에 첩착 (貼着) 하는 모습을 나타내는 사시도이다.
도 4 는, 얼라인먼트 공정을 나타내는 단면도이다.
도 5(A) 는 분할 공정을 나타내는 단면도, 도 5(B) 는 분할 공정을 나타내는 확대 단면도이다.1 (A) is an exploded perspective view of a WL-CSP wafer, and FIG. 1 (B) is a perspective view of a WL-CSP wafer.
2 is an enlarged cross-sectional view of a WL-CSP wafer.
3 is a perspective view showing a state in which the outer peripheral portion of the WL-CSP wafer is attached (adhered) to a dicing tape mounted on an annular frame.
4 is a cross-sectional view showing an alignment process.
Fig. 5 (A) is a cross-sectional view showing a dividing step, and Fig. 5 (B) is an enlarged sectional view showing a dividing step.
이하, 본 발명의 실시형태를 도면을 참조하여 상세하게 설명한다. 도 1(A) 를 참조하면, WL-CSP 웨이퍼 (27) 의 분해 사시도가 나타나 있다. 도 1(B) 는 WL-CSP 웨이퍼 (27) 의 사시도이다.BEST MODE FOR CARRYING OUT THE INVENTION Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. Referring to Fig. 1 (A), an exploded perspective view of the WL-
도 1(A) 에 나타낸 바와 같이, 디바이스 웨이퍼 (11) 의 표면 (11a) 에는 격자상으로 형성된 복수의 분할 예정 라인 (스트리트) (13) 에 의해 구획된 각 영역에 LSI 등의 디바이스 (15) 가 형성되어 있다.A
디바이스 웨이퍼 (이하, 간단히 웨이퍼라고 약칭하는 경우가 있다) (11) 는 미리 이면 (11b) 이 연삭되어 소정의 두께 (100 ∼ 200 ㎛ 정도) 로 박화된 후, 도 2 에 나타내는 바와 같이, 디바이스 (15) 중의 전극 (17) 에 전기적으로 접속된 복수의 금속 포스트 (21) 를 형성한 후, 웨이퍼 (11) 의 표면 (11a) 측을 금속 포스트 (21) 가 매설하도록 봉지재 (23) 로 봉지한다.A device wafer 11 (hereinafter, simply referred to as a wafer) may be formed by grinding the
봉지재 (23) 로는, 질량% 로 에폭시 수지 또는 에폭시 수지 + 페놀 수지 10.3 %, 실리카 필러 8.53 %, 카본 블랙 0.1 ∼ 0.2 %, 그 밖의 성분 4.2 ∼ 4.3 % 를 함유하는 조성으로 하였다. 그 밖의 성분으로는, 예를 들어, 금속 수산화물, 삼산화안티몬, 이산화규소 등을 함유한다.As the
이와 같은 조성의 봉지재 (23) 로 웨이퍼 (11) 의 표면 (11a) 을 피복하여 웨이퍼 (11) 의 표면 (11a) 을 봉지하면, 봉지재 (23) 중에 매우 소량 함유되어 있는 카본 블랙에 의해 봉지재 (23) 가 흑색이 되기 때문에, 봉지재 (23) 를 통하여 웨이퍼 (11) 의 표면 (11a) 을 보는 것은 통상 곤란하다.When the
여기서 봉지재 (23) 중에 카본 블랙을 혼입시키는 것은, 주로 디바이스 (15) 의 정전 파괴를 방지하기 위해서이고, 현재로는 카본 블랙을 함유하지 않는 봉지재는 시판되어 있지 않다.The incorporation of carbon black into the
다른 실시형태로서, 디바이스 웨이퍼 (11) 의 표면 (11a) 상에 재배선층을 형성한 후, 재배선층 상에 디바이스 (15) 중의 전극 (17) 에 전기적으로 접속된 금속 포스트 (21) 를 형성하도록 해도 된다.A
이어서, 단결정 다이아몬드로 이루어지는 바이트 절삭 공구를 갖는 평면 절삭 장치 (서피스 플레이너) 나 그라인더라고 불리는 연삭 장치를 사용하여 봉지재 (23) 를 박화한다. 봉지재 (23) 를 박화한 후, 예를 들어 플라즈마 에칭에 의해 금속 포스트 (21) 의 단면을 노출시킨다.Subsequently, the sealing
이어서, 노출된 금속 포스트 (21) 의 단면에 잘 알려진 방법에 의해 솔더 등의 금속 범프 (25) 를 형성하여, WL-CSP 웨이퍼 (27) 가 완성된다. 본 실시형태의 WL-CSP 웨이퍼 (27) 에서는, 봉지재 (23) 의 두께는 100 ㎛ 정도이다.Then, a
WL-CSP 웨이퍼 (27) 를 레이저 가공 장치로 가공함에 있어서, 도 3 에 나타내는 바와 같이, 바람직하게는, WL-CSP 웨이퍼 (27) 를 외주부가 환상 프레임 (F) 에 첩착된 점착 테이프로서의 다이싱 테이프 (T) 에 첩착한다. 이로써, WL-CSP 웨이퍼 (27) 는 다이싱 테이프 (T) 를 개재하여 환상 프레임 (F) 에 지지된 상태가 된다.3, the outer peripheral portion of the WL-
그러나, WL-CSP 웨이퍼 (27) 를 레이저 가공 장치로 가공함에 있어서, 환상 프레임 (F) 을 사용하지 않고, WL-CSP 웨이퍼 (27) 의 이면에 점착 테이프를 첩착하는 형태이어도 된다.However, in the case of processing the WL-CSP wafer 27 by a laser processing apparatus, an adhesive tape may be attached to the back surface of the WL-
본 발명의 웨이퍼의 가공 방법에서는, 먼저, WL-CSP 웨이퍼 (27) 의 표면측으로부터 가시광 촬상 수단에 의해 봉지재 (23) 를 통하여 디바이스 웨이퍼 (11) 의 표면 (11a) 을 촬상하여, 디바이스 웨이퍼 (11) 의 표면에 형성되어 있는 적어도 2 개의 타깃 패턴 등의 얼라인먼트 마크를 검출하고, 이들 얼라인먼트 마크에 기초하여 레이저 가공해야 할 분할 예정 라인 (13) 을 검출하는 얼라인먼트 공정을 실시한다.In the method of processing a wafer of the present invention, first, the
이 얼라인먼트 공정에 대해, 도 4 를 참조하여 상세하게 설명한다. 얼라인먼트 공정을 실시하기 전에, 웨이퍼 (11) 의 이면 (11b) 측을 외주부가 환상 프레임 (F) 에 장착된 다이싱 테이프 (T) 에 첩착한다.This alignment process will be described in detail with reference to FIG. The outer peripheral portion of the
얼라인먼트 공정에서는, 도 4 에 나타내는 바와 같이, 다이싱 테이프 (T) 를 개재하여 레이저 가공 장치의 척 테이블 (10) 로 WL-CSP 웨이퍼 (27) 를 흡인 유지하고, 디바이스 웨이퍼 (11) 의 표면 (11a) 을 봉지하고 있는 봉지재 (23) 를 상방으로 노출시킨다. 그리고, 클램프 (12) 로 환상 프레임 (F) 을 클램프하여 고정시킨다.4, the WL-
얼라인먼트 공정에서는, 가시광 촬상 유닛 (26) 의 CCD 등의 촬상 소자로 WL-CSP 웨이퍼 (27) 의 표면을 촬상한다. 그러나, 봉지재 (23) 중에는 실리카 필러, 카본 블랙 등의 성분이 함유되어 있고, 또한 봉지재 (23) 의 표면에는 요철이 있기 때문에, 가시광 촬상 유닛 (26) 의 수직 조명에서는 봉지재 (23) 를 투과하여 디바이스 웨이퍼 (11) 의 표면 (11a) 을 촬상해도, 촬상 화상이 초점이 맞지 않아 흐려져, 타깃 패턴 등의 얼라인먼트 마크를 검출하는 것이 곤란하다.In the alignment step, the surface of the WL-
그래서, 본 실시형태의 얼라인먼트 공정에서는, 가시광 촬상 유닛 (26) 의 수직 조명에 더하여 사광 수단 (28) 으로부터 촬상 영역에 경사지게 광을 조사하여, 촬상 화상의 초점이 맞지 않아 흐려지는 것을 개선하여, 얼라인먼트 마크의 검출을 가능하게 하고 있다.Therefore, in the alignment step of the present embodiment, in addition to the vertical illumination of the visible
사광 수단 (28) 으로부터 조사하는 광은 백색광이 바람직하고, WL-CSP 웨이퍼 (27) 의 표면에 대한 입사각은 30°∼ 60°의 범위 내가 바람직하다. 바람직하게는, 가시광 촬상 유닛 (26) 은, 노광 시간 등을 조정할 수 있는 익스포저를 구비하고 있다.The light emitted from the light-emitting means 28 is preferably white light, and the incident angle with respect to the surface of the WL-
이어서, 이들 얼라인먼트 마크를 연결한 직선이 가공 이송 방향과 평행이 되도록 척 테이블 (10) 을 θ 회전하고, 또한 얼라인먼트 마크와 분할 예정 라인 (13) 의 중심의 거리만큼 도 5 에 나타내는 척 테이블 (10) 을 가공 이송 방향 X1 과 직교하는 방향으로 이동함으로써, 레이저 가공해야 할 분할 예정 라인 (13) 을 검출한다.Then, the chuck table 10 is rotated by theta so that the straight line connecting these alignment marks is parallel to the processing transfer direction and the chuck table 10 shown in Fig. 5 is rotated by the distance between the center of the alignment mark and the line to be divided 13 ) In the direction perpendicular to the processing transfer direction X1, thereby detecting the line to be divided 13 to be subjected to laser processing.
얼라인먼트 공정을 실시한 후, 도 5(A) 에 나타내는 바와 같이, WL-CSP 웨이퍼 (27) 의 표면측으로부터 분할 예정 라인 (13) 을 따라 레이저 가공 장치의 레이저 헤드 (집광기) (16) 로부터 봉지재 (23) 및 디바이스 웨이퍼 (11) 에 대해 흡수성을 갖는 파장 (예를 들어, 355 ㎚) 의 레이저 빔 (LB) 을 조사하고, 어블레이션 가공에 의해, 도 5(B) 에 나타내는 바와 같은 레이저 가공 홈 (29) 을 형성하고, WL-CSP 웨이퍼 (27) 를 표면이 봉지재 (23) 로 봉지된 개개의 디바이스 칩 (CSP) (31) 으로 분할한다.After the alignment process, as shown in Fig. 5 (A), from the surface side of the WL-CSP wafer 27 along the line to be divided 13, from the laser head (light condenser) 16 of the laser processing apparatus, A laser beam LB having a wavelength (for example, 355 nm) having an absorbing property is irradiated to the
이 분할 공정을, 제 1 방향으로 신장하는 분할 예정 라인 (13) 을 따라 차례차례로 실시한 후, 척 테이블 (10) 을 90°회전하고, 제 1 방향에 직교하는 제 2 방향으로 신장하는 분할 예정 라인 (13) 을 따라 차례차례로 실시함으로써, 도 5(B) 에 나타낸 바와 같이, WL-CSP 웨이퍼 (27) 를 표면이 봉지재 (23) 에 의해 봉지된 개개의 CSP (31) 로 분할할 수 있다.This dividing step is sequentially performed along the dividing
이와 같이 하여 제조한 디바이스 칩 (CSP) (31) 은, CSP (31) 의 표리를 반전하여 범프 (25) 를 마더보드의 도전 패드에 접속하는 플립 칩 본딩에 의해, 마더보드에 실장할 수 있다.The device chip (CSP) 31 thus manufactured can be mounted on the mother board by flip chip bonding in which the front and back of the CSP 31 are inverted to connect the
11
디바이스 웨이퍼
13
분할 예정 라인
15
디바이스
16
레이저 헤드 (집광기)
21
금속 포스트
23
봉지재
25
범프
26
가시광 촬상 수단 (가시광 촬상 유닛)
27
WL-CSP 웨이퍼
28
사광 수단
31
디바이스 칩 (CSP)11 device wafer
Line to be divided into 13 lines
15 devices
16 laser head (concentrator)
21 Metal posts
23 bags
25 bump
26 visible light imaging means (visible light imaging unit)
27 WL-CSP wafer
28 light measuring means
31 Device chip (CSP)
Claims (1)
상기 웨이퍼의 표면측으로부터 가시광 촬상 수단에 의해 상기 봉지재를 투과하여 상기 디바이스 웨이퍼의 표면측을 촬상하여 얼라인먼트 마크를 검출하고, 상기 얼라인먼트 마크에 기초하여 레이저 가공해야 할 상기 분할 예정 라인을 검출하는 얼라인먼트 공정과,
상기 얼라인먼트 공정을 실시한 후, 상기 웨이퍼의 표면측으로부터 상기 분할 예정 라인을 따라 상기 봉지재 및 상기 디바이스 웨이퍼에 대해 흡수성을 갖는 파장의 레이저 빔을 조사하고, 어블레이션 가공에 의해 표면이 상기 봉지재에 의해 봉지된 개개의 디바이스 칩으로 분할하는 분할 공정을 구비하고,
상기 얼라인먼트 공정은, 상기 가시광 촬상 수단에 의해 촬상하는 영역에 사광 수단에 의해 경사지게 광을 조사하면서 실시하는 것을 특징으로 하는 웨이퍼의 가공 방법.There is provided a method of processing a wafer in which a surface of a device wafer on which a device is formed in a chip area divided by a plurality of lines to be divided formed on the surface is sealed with an encapsulating material and a plurality of bumps are formed in each of the chip areas of the encapsulating material ,
An alignment mark is detected by capturing the surface side of the device wafer through the encapsulation material by the visible light imaging means from the surface side of the wafer and an alignment for detecting the line to be divided to be laser-processed based on the alignment mark The process,
After the alignment step is performed, a laser beam of a wavelength having an absorbing property is applied to the encapsulant and the device wafer from the surface side of the wafer along the line to be divided along the dividing line, and the surface is abraded by the abrasive material And dividing the semiconductor chip into individual device chips sealed by the semiconductor chip,
Wherein the alignment step is carried out while irradiating light obliquely to the area to be imaged by the visible light imaging unit by a light-emitting means.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPJP-P-2017-178723 | 2017-09-19 | ||
JP2017178723A JP7118522B2 (en) | 2017-09-19 | 2017-09-19 | Wafer processing method |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20190032192A true KR20190032192A (en) | 2019-03-27 |
KR102569623B1 KR102569623B1 (en) | 2023-08-22 |
Family
ID=65527150
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020180104752A KR102569623B1 (en) | 2017-09-19 | 2018-09-03 | Wafer processing method |
Country Status (6)
Country | Link |
---|---|
JP (1) | JP7118522B2 (en) |
KR (1) | KR102569623B1 (en) |
CN (1) | CN109545743A (en) |
DE (1) | DE102018215818A1 (en) |
SG (1) | SG10201807861PA (en) |
TW (1) | TWI795441B (en) |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03219655A (en) * | 1990-01-24 | 1991-09-27 | Mitsubishi Electric Corp | Lead flatness measuring apparatus for semiconductor device |
JP2004200258A (en) * | 2002-12-17 | 2004-07-15 | Shinko Electric Ind Co Ltd | Device and method for inspecting bump |
JP2005538572A (en) * | 2002-09-11 | 2005-12-15 | フリースケール セミコンダクター インコーポレイテッド | Cutting method for wafer coating and die separation |
KR20090071364A (en) * | 2007-12-27 | 2009-07-01 | 가부시기가이샤 디스코 | Protective film coating device |
JP2011216789A (en) * | 2010-04-01 | 2011-10-27 | Nikon Corp | Position detecting device, superposition device, position detecting method, and method of manufacturing device |
JP2013074021A (en) | 2011-09-27 | 2013-04-22 | Disco Abrasive Syst Ltd | Alignment method |
JP2014003274A (en) * | 2012-05-25 | 2014-01-09 | Nitto Denko Corp | Method for manufacturing semiconductor device and underfill material |
JP2016015438A (en) | 2014-07-03 | 2016-01-28 | 株式会社ディスコ | Alignment method |
JP2017022280A (en) * | 2015-07-13 | 2017-01-26 | 株式会社ディスコ | Wafer processing method |
JP2017028160A (en) * | 2015-07-24 | 2017-02-02 | 株式会社ディスコ | Machining method for wafer |
JP2017054888A (en) * | 2015-09-08 | 2017-03-16 | 株式会社ディスコ | Processing method for wafer |
JP2017117990A (en) * | 2015-12-25 | 2017-06-29 | 株式会社ディスコ | Processing method of wafer |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003327666A (en) * | 2002-05-16 | 2003-11-19 | Kyocera Chemical Corp | Epoxy resin composition and semiconductor sealed device |
JP2006052279A (en) * | 2004-08-11 | 2006-02-23 | Tokai Carbon Co Ltd | Carbon black colorant for semiconductor sealing material and method for producing the same |
JP2015023078A (en) * | 2013-07-17 | 2015-02-02 | 株式会社ディスコ | Method of processing wafer |
JP6066854B2 (en) * | 2013-07-30 | 2017-01-25 | 株式会社ディスコ | Wafer processing method |
JP2016111236A (en) * | 2014-12-08 | 2016-06-20 | 株式会社ディスコ | Processing method for wafer |
JP6465722B2 (en) * | 2015-04-06 | 2019-02-06 | 株式会社ディスコ | Processing equipment |
JP2017092129A (en) * | 2015-11-05 | 2017-05-25 | 株式会社ディスコ | Processing method of wafer |
JP2017108089A (en) * | 2015-12-04 | 2017-06-15 | 株式会社東京精密 | Laser processing apparatus and laser processing method |
-
2017
- 2017-09-19 JP JP2017178723A patent/JP7118522B2/en active Active
-
2018
- 2018-09-03 KR KR1020180104752A patent/KR102569623B1/en active IP Right Grant
- 2018-09-12 SG SG10201807861PA patent/SG10201807861PA/en unknown
- 2018-09-13 CN CN201811067515.8A patent/CN109545743A/en active Pending
- 2018-09-14 TW TW107132558A patent/TWI795441B/en active
- 2018-09-18 DE DE102018215818.5A patent/DE102018215818A1/en active Pending
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03219655A (en) * | 1990-01-24 | 1991-09-27 | Mitsubishi Electric Corp | Lead flatness measuring apparatus for semiconductor device |
JP2005538572A (en) * | 2002-09-11 | 2005-12-15 | フリースケール セミコンダクター インコーポレイテッド | Cutting method for wafer coating and die separation |
JP2004200258A (en) * | 2002-12-17 | 2004-07-15 | Shinko Electric Ind Co Ltd | Device and method for inspecting bump |
KR20090071364A (en) * | 2007-12-27 | 2009-07-01 | 가부시기가이샤 디스코 | Protective film coating device |
JP2011216789A (en) * | 2010-04-01 | 2011-10-27 | Nikon Corp | Position detecting device, superposition device, position detecting method, and method of manufacturing device |
JP2013074021A (en) | 2011-09-27 | 2013-04-22 | Disco Abrasive Syst Ltd | Alignment method |
JP2014003274A (en) * | 2012-05-25 | 2014-01-09 | Nitto Denko Corp | Method for manufacturing semiconductor device and underfill material |
JP2016015438A (en) | 2014-07-03 | 2016-01-28 | 株式会社ディスコ | Alignment method |
JP2017022280A (en) * | 2015-07-13 | 2017-01-26 | 株式会社ディスコ | Wafer processing method |
JP2017028160A (en) * | 2015-07-24 | 2017-02-02 | 株式会社ディスコ | Machining method for wafer |
JP2017054888A (en) * | 2015-09-08 | 2017-03-16 | 株式会社ディスコ | Processing method for wafer |
JP2017117990A (en) * | 2015-12-25 | 2017-06-29 | 株式会社ディスコ | Processing method of wafer |
Also Published As
Publication number | Publication date |
---|---|
KR102569623B1 (en) | 2023-08-22 |
DE102018215818A1 (en) | 2019-03-21 |
JP7118522B2 (en) | 2022-08-16 |
SG10201807861PA (en) | 2019-04-29 |
TW201916150A (en) | 2019-04-16 |
JP2019054187A (en) | 2019-04-04 |
TWI795441B (en) | 2023-03-11 |
CN109545743A (en) | 2019-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6066854B2 (en) | Wafer processing method | |
KR102581132B1 (en) | Method for processing wafer | |
KR102569622B1 (en) | Wafer processing method | |
KR102607962B1 (en) | Wafer processing method | |
KR102569619B1 (en) | Wafer processing method | |
KR102569621B1 (en) | Wafer processing method | |
KR20190032192A (en) | Wafer processing method | |
KR102619266B1 (en) | Method for processing wafer | |
KR102569620B1 (en) | Wafer processing method | |
KR20190028310A (en) | Method for processing wafer | |
KR20190028301A (en) | Processing method of wafer | |
KR20190028315A (en) | Method for processing wafer | |
KR20190028300A (en) | Processing method of wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant |