CN109473392B - 晶片的加工方法 - Google Patents

晶片的加工方法 Download PDF

Info

Publication number
CN109473392B
CN109473392B CN201811035734.8A CN201811035734A CN109473392B CN 109473392 B CN109473392 B CN 109473392B CN 201811035734 A CN201811035734 A CN 201811035734A CN 109473392 B CN109473392 B CN 109473392B
Authority
CN
China
Prior art keywords
wafer
cutting groove
front surface
sealing material
cutting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811035734.8A
Other languages
English (en)
Other versions
CN109473392A (zh
Inventor
铃木克彦
伴祐人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Publication of CN109473392A publication Critical patent/CN109473392A/zh
Application granted granted Critical
Publication of CN109473392B publication Critical patent/CN109473392B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67092—Apparatus for mechanical treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B7/00—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor
    • B24B7/20—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground
    • B24B7/22—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground for grinding inorganic material, e.g. stone, ceramics, porcelain
    • B24B7/228—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground for grinding inorganic material, e.g. stone, ceramics, porcelain for grinding thin, brittle parts, e.g. semiconductors, wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H01L21/3043—Making grooves, e.g. cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • H01L21/681—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment using optical controlling means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B28—WORKING CEMENT, CLAY, OR STONE
    • B28D—WORKING STONE OR STONE-LIKE MATERIALS
    • B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
    • B28D5/02—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills
    • B28D5/022—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills by cutting with discs or wheels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing

Abstract

提供晶片的加工方法，该方法包含：第1切削槽形成工序，从晶片的正面侧沿着分割预定线通过第1切削刀具形成深度相当于完工厚度的第1切削槽；密封工序，利用密封材料将晶片的正面密封；对准工序，对晶片的正面侧进行拍摄而检测对准标记，根据对准标记检测待切削的分割预定线；第2切削槽形成工序，从晶片的正面侧沿着分割预定线通过具有比第1切削刀具的第1厚度小的第2厚度的第2切削刀具在第1切削槽的密封材料中形成深度相当于完工厚度的第2切削槽；保护部件粘贴工序，在晶片的正面上粘贴保护部件；和分割工序，从晶片的背面侧将晶片磨削至完工厚度而使第2切削槽露出，将晶片分割成正面和4个侧面被密封材料围绕的各个器件芯片。

Description

晶片的加工方法
技术领域
本发明涉及晶片的加工方法，对晶片进行加工而形成5S模制封装。
背景技术
作为实现LSI或NAND型闪存等各种器件的小型化和高密度安装化的构造，例如，对器件芯片按照芯片尺寸进行封装而得的芯片尺寸封装(CSP)已被用于实际的使用中，并被广泛地使用于移动电话、智能手机等。此外，近年来，在该CSP中，开发并实用化了不仅利用密封材料将芯片的正面密封还将整个侧面密封的CSP，即，所谓的5S模制封装。
以往的5S模制封装是通过以下工序制作的。
(1)在半导体晶片(以下，有时大致称为晶片)的正面上形成被称为器件(电路)和凸块的外部连接端子。
(2)从晶片的正面侧沿着分割预定线对晶片进行切削，形成深度相当于器件芯片的完工厚度的切削槽。
(3)利用含有炭黑的密封材料将晶片的正面密封。
(4)将晶片的背面侧磨削到器件芯片的完工厚度而使切削槽中的密封材料露出。
(5)由于晶片的正面被含有炭黑的密封材料密封，所以将晶片正面的外周部分的密封材料去除而使目标图案等对准标记露出，实施根据该对准标记来检测待切削的分割预定线的对准。
(6)根据对准，从晶片的正面侧沿着分割预定线对晶片进行切削，从而分割成正面和整个侧面被密封材料密封的5S模制封装。
如上述那样，由于晶片的正面被包含炭黑的密封材料密封，所以形成于晶片正面的器件等完全无法用肉眼看到。为了解决该问题以便能够进行对准，如上述(5)所记载的那样，本申请人开发出如下的技术：将晶片正面的密封材料的外周部分去除而使目标图案等对准标记露出，根据该对准标记来检测待切削的分割预定线，从而执行对准(参照日本特开2013-074021号公报和日本特开2016-015438号公报)。
专利文献1：日本特开2013-074021号公报
专利文献2：日本特开2016-015438号公报
然而，在上述公开公报所记载的对准方法中，需要代替切割用的切削刀具而将边缘修整用的宽度较宽的切削刀具安装于主轴从而将晶片的外周部分的密封材料去除的工序，切削刀具的更换和通过边缘修整来去除外周部分的密封材料需要花费时间和劳力，存在生产性较差的问题。
发明内容
本发明是鉴于该点而完成的，其目的在于，提供能够透过包覆于晶片正面的包含炭黑的密封材料来实施对准工序的晶片的加工方法。
根据本发明，提供晶片的加工方法，该晶片在由交叉形成的多条分割预定线划分的正面的各区域内分别形成有器件，该器件具有多个凸块，该晶片的加工方法的特征在于，具有如下的工序：第1切削槽形成工序，从该晶片的正面侧沿着该分割预定线通过具有第1厚度的第1切削刀具来形成深度相当于器件芯片的完工厚度的第1切削槽；密封工序，在实施了该第1切削槽形成工序之后，利用密封材料将该晶片的包含该第1切削槽的正面密封；对准工序，在实施了该密封工序之后，通过红外线拍摄构件从该晶片的正面侧透过该密封材料对晶片的正面侧进行拍摄而检测对准标记，根据该对准标记来检测待切削的该分割预定线；第2切削槽形成工序，在实施了该对准工序之后，从该晶片的正面侧沿着该分割预定线通过具有比该第1切削刀具的该第1厚度小的第2厚度的第2切削刀具在该第1切削槽的该密封材料中形成深度相当于器件芯片的完工厚度的第2切削槽；保护部件粘贴工序，在实施了该第2切削槽形成工序之后，在该晶片的正面上粘贴保护部件；以及分割工序，在实施了该保护部件粘贴工序之后，从该晶片的背面侧将该晶片磨削至该器件芯片的完工厚度而使该第2切削槽露出，将该晶片分割成正面和4个侧面被该密封材料围绕的各个该器件芯片，在该密封工序中，通过具有使该红外线拍摄构件所接受的红外线透过的透过性的密封材料对该晶片的正面进行密封。
优选在对准工序中使用的红外线拍摄元件包含InGaAs拍摄元件。
根据本发明的晶片的加工方法，利用使红外线拍摄构件所接受的红外线透过的密封材料将晶片的正面密封，通过红外线拍摄构件透过密封材料来检测形成于晶片的对准标记，能够根据对准标记来实施对准，因此能够简单地实施对准工序，无需如以往那样将晶片的正面的外周部分的密封材料去除。
因此，能够从晶片的正面侧沿着在形成为深度相当于器件芯片的完工厚度的第1切削槽内所填充的密封材料形成第2切削槽，之后从晶片的背面侧将晶片磨削至器件芯片的完工厚度而使第2切削槽露出，由此，能够分割成正面和4个侧面被密封材料密封的各个器件芯片。
附图说明
图1是示出半导体晶片的立体图。
图2是示出第1切削槽形成工序的立体图。
图3是示出密封工序的立体图。
图4是示出对准工序的剖视图。
图5的(A)是示出第2切削槽形成工序的剖视图，图5的(B)是实施了第2切削槽形成工序之后的晶片的局部放大剖视图。
图6的(A)是示出分割工序的局部剖视侧视图，图6的(B)是器件芯片的放大剖视图。
标号说明
10：切削单元；11：半导体晶片；13：分割预定线；14、14A：切削刀具；15：器件；16：对准单元；17：电极凸块；18：拍摄单元；20：密封材料；23：第1切削槽；25：第2切削槽；26：磨削单元；27：器件芯片；34：磨削磨轮；38：磨削磨具。
具体实施方式
以下，参照附图对本发明的实施方式进行详细说明。参照图1，示出了适合通过本发明的加工方法来加工的半导体晶片(以下，有时简称为晶片)11的正面侧立体图。
在半导体晶片11的正面11a上呈格子状形成有多条分割预定线(间隔道)13。在由垂直的分割预定线13划分出的各区域内形成有IC、LSI等器件15。
在各器件15的正面上具有多个电极凸块(以下，有时简称为凸块)17，晶片11在其正面上具有：器件区域19，其形成有分别具有多个凸块17的多个器件15；以及外周剩余区域21，其围绕器件区域19。
在本发明实施方式的晶片的加工方法中，首先，作为第1工序，实施第1切削槽形成工序，从晶片11的正面侧沿着分割预定线13通过具有第1厚度的第1切削刀具来形成深度相当于器件芯片的完工厚度的第1切削槽。参照图2对该第1切削槽形成工序进行说明。
切削单元10具有：切削刀具14，其以能够装卸的方式安装于主轴12的前端部；以及对准单元16，其具有拍摄构件(拍摄单元)18。拍摄单元18除了具有利用可见光进行拍摄的显微镜和照相机之外，还具有对红外线图像进行拍摄的红外线拍摄元件。在本实施方式中，采用了InGaAs拍摄元件作为红外线拍摄元件。
在实施第1切削槽形成工序之前，首先，实施如下对准：拍摄单元18利用可见光来拍摄晶片11的正面，检测形成于各器件15的目标图案等对准标记，根据该对准标记来检测待切削的分割预定线13。
在实施对准之后，实施第1切削槽形成工序，使在箭头R1方向上高速旋转的切削刀具(第1切削刀具)14从晶片11的正面11a侧沿着分割预定线13按照相当于器件芯片的完工厚度的深度切入，并对吸引保持着晶片11的未图示的卡盘工作台在箭头X1方向上进行加工进给，从而沿着分割预定线13形成第1切削槽23。
一边按照分割预定线13的间距在与加工进给方向X1垂直的方向上将切削单元10进行分度进给，一边沿着在第1方向上延伸的分割预定线13依次实施该第1切削槽形成工序。
接着，在使未图示的卡盘工作台旋转90°之后，沿着在与第1方向垂直的第2方向上延伸的分割预定线13依次实施同样的第1切削槽形成工序。
在实施了第1切削槽形成工序之后，实施密封工序，如图3所示，向晶片11的正面11a涂布密封材料20，利用密封材料将包含第1切削槽23的晶片11的正面11a密封。由于密封材料20具有流动性，所以当实施密封工序时，密封材料20被填充到第1切削槽23中。
作为密封材料20，其组成按质量％包含环氧树脂或环氧树脂+酚醛树脂10.3％、二氧化硅填料85.3％、炭黑0.1～0.2％、其他成分4.2～4.3％。作为其他成分，例如，包含金属氢氧化物、三氧化锑、二氧化硅等。
当利用这种组成的密封材料20来包覆晶片11的正面11a从而将晶片11的正面11a密封时，密封材料20因包含在密封材料20中的极少量的炭黑而呈黑色，因此通常很难透过密封材料20看到晶片11的正面11a。
这里，向密封材料20中混入炭黑主要是为了防止器件15的静电破坏，目前在市场上还没有销售不含炭黑的密封材料。
密封材料20的涂布方法没有特别地限定，但优选将密封材料20涂布到凸块17的高度为止，接着利用蚀刻对密封材料20进行蚀刻，使凸块17冒出。
在实施了密封工序之后，实施如下的对准工序：从晶片11的正面11a侧通过红外线拍摄构件以透过密封材料20的方式对晶片11的正面11a进行拍摄，检测形成于晶片11的正面的至少两个目标图案等对准标记，根据这些对准标记来检测待切削的分割预定线13。
参照图4对该对准工序进行详细说明。在实施对准工序之前，将晶片11的背面11b侧粘贴在外周部安装于环状框架F的划片带T上。
在对准工序中，如图4所示，隔着划片带T利用切削装置的卡盘工作台40对晶片11进行吸引保持，使将晶片11的正面11a密封的密封材料20向上方露出。然后，利用夹具42对环状框架F进行夹持而固定。
在对准工序中，利用拍摄单元18的红外线拍摄元件对晶片11的正面11a进行拍摄。密封材料20由使拍摄单元18的红外线拍摄元件所接受的红外线透过的密封材料构成，因此，能够通过红外线拍摄元件来检测形成于晶片11的正面11a的至少两个目标图案等对准标记。
作为红外线拍摄元件，优选采用灵敏度较高的InGaAs拍摄元件。优选拍摄单元18具有能够对曝光时间等进行调整的曝光器件(exposure)。
接着，使卡盘工作台40进行θ旋转以便使连接这些对准标记而得的直线与加工进给方向平行，然后使图2所示的切削单元10按照对准标记与分割预定线13的中心之间的距离在与加工进给方向X1垂直的方向上移动，从而检测出待切削的分割预定线13。
在实施了对准工序之后，实施第2切削槽形成工序，如图5的(A)所示，从晶片11的正面11a侧沿着分割预定线13通过具有比第1切削刀具14的宽度小的宽度的第2切削刀具14A在正面11a被密封材料20密封的晶片11上形成深度相当于器件芯片的完工厚度的第2切削槽25。
当沿着在第1方向上延伸的分割预定线13依次实施了该第2切削槽形成工序之后，使卡盘工作台40旋转90°，沿着在与第1方向垂直的第2方向上延伸的分割预定线13依次实施该第2切削槽形成工序。
在实施了第2切削槽形成工序之后，实施保护部件粘贴工序，在晶片11的正面11a上粘贴保护带等保护部件22。在实施了保护部件粘贴工序之后，实施分割工序，从晶片11的背面11b侧将晶片11磨削至器件芯片的完工厚度而使第2切削槽25露出，将晶片11分割成正面和4个侧面被密封材料20密封的各个器件芯片27。
参照图6对该分割工序进行说明。利用磨削装置的卡盘工作台24隔着粘贴于晶片11的正面11a的正面保护带等保护部件22对晶片11进行吸引保持。
磨削单元26包含：主轴30，其以能够旋转的方式收纳在主轴外壳28中，通过未图示的电动机来进行旋转驱动；磨轮安装座32，其固定于主轴30的前端；以及磨削磨轮34，其以能够装卸的方式安装于磨轮安装座32。磨削磨轮34由环状的磨轮基台36和粘固在磨轮基台36的下端外周的多个磨削磨具38构成。
在分割工序中，一边使卡盘工作台24在箭头a所示的方向上例如按照300rpm进行旋转，一边使磨削磨轮34在箭头b所示的方向上例如按照6000rpm进行旋转，并且对未图示的磨削单元进给机构进行驱动而使磨削磨轮34的磨削磨具38与晶片11的背面11b接触。
然后，一边将磨削磨轮34按照规定的磨削进给速度向下方磨削进给规定的量，一边对晶片11的背面11b进行磨削。一边利用接触式或非接触式的厚度测量仪来测量晶片11的厚度，一边将晶片11磨削至规定的厚度例如100μm而使第2切削槽25露出，如图6的(B)所示，将晶片11分割成正面和4个侧面被密封材料20围绕的各个器件芯片27。
这样制造出的器件芯片27能够通过倒装芯片接合而安装在主板上，该倒装芯片接合将器件芯片27的正面背面反转而将凸块17与主板的导电焊盘连接。

Claims (3)

1.一种晶片的加工方法，该晶片在由交叉形成的多条分割预定线划分的正面的各区域内分别形成有器件，该器件具有多个凸块，
该晶片的加工方法的特征在于，具有如下的工序：
第1切削槽形成工序，从该晶片的正面侧沿着该分割预定线通过具有第1厚度的第1切削刀具来形成深度相当于器件芯片的完工厚度的第1切削槽；
密封工序，在实施了该第1切削槽形成工序之后，利用密封材料将该晶片的包含该第1切削槽的正面密封；
对准工序，在实施了该密封工序之后，通过红外线拍摄构件从该晶片的正面侧透过该密封材料对晶片的正面侧进行拍摄而检测对准标记，根据该对准标记来检测待切削的该分割预定线；
第2切削槽形成工序，在实施了该对准工序之后，从该晶片的正面侧沿着该分割预定线通过具有比该第1切削刀具的该第1厚度小的第2厚度的第2切削刀具在该第1切削槽中的该密封材料中形成深度相当于该器件芯片的完工厚度的第2切削槽；
保护部件粘贴工序，在实施了该第2切削槽形成工序之后，在该晶片的正面上粘贴保护部件；以及
分割工序，在实施了该保护部件粘贴工序之后，从该晶片的背面侧将该晶片磨削至该器件芯片的完工厚度而使该第2切削槽露出，将该晶片分割成正面和4个侧面被该密封材料围绕的各个该器件芯片，
在该密封工序中，通过具有使该红外线拍摄构件所接受的红外线透过的透过性的密封材料对该晶片的正面进行密封。
2.根据权利要求1所述的晶片的加工方法，其中，
在该对准工序中使用的所述红外线拍摄构件包含InGaAs拍摄元件。
3.根据权利要求1或2所述的晶片的加工方法，其中，
在该密封材料中含有的炭黑的含有量为0.1质量％～0.2质量％。
CN201811035734.8A 2017-09-08 2018-09-06 晶片的加工方法 Active CN109473392B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017-173187 2017-09-08
JP2017173187A JP6987443B2 (ja) 2017-09-08 2017-09-08 ウェーハの加工方法

Publications (2)

Publication Number Publication Date
CN109473392A CN109473392A (zh) 2019-03-15
CN109473392B true CN109473392B (zh) 2023-07-07

Family

ID=65441925

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811035734.8A Active CN109473392B (zh) 2017-09-08 2018-09-06 晶片的加工方法

Country Status (6)

Country Link
JP (1) JP6987443B2 (zh)
KR (1) KR102631711B1 (zh)
CN (1) CN109473392B (zh)
DE (1) DE102018215248A1 (zh)
SG (1) SG10201807749RA (zh)
TW (1) TWI772512B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020152474A (ja) 2019-03-18 2020-09-24 株式会社リコー 接触部材、乾燥装置、及び印刷装置
JP2020181876A (ja) * 2019-04-24 2020-11-05 株式会社ディスコ デバイスパッケージの製造方法
CN111403315B (zh) * 2020-03-03 2022-03-18 上海华力集成电路制造有限公司 晶圆切边装置和方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1619777A (zh) * 2003-11-18 2005-05-25 株式会社迪斯科 晶片加工方法
CN101490812A (zh) * 2006-05-25 2009-07-22 伊雷克托科学工业股份有限公司 背面晶圆切割
JP2015023078A (ja) * 2013-07-17 2015-02-02 株式会社ディスコ ウエーハの加工方法
CN106252281A (zh) * 2015-06-08 2016-12-21 株式会社迪思科 晶片的加工方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3595232B2 (ja) * 1999-03-11 2004-12-02 沖電気工業株式会社 半導体装置の製造方法
JP3423245B2 (ja) * 1999-04-09 2003-07-07 沖電気工業株式会社 半導体装置及びその実装方法
JP3415069B2 (ja) * 1999-05-14 2003-06-09 株式会社東京精密 ダイシング装置
US20080083980A1 (en) * 2006-10-06 2008-04-10 Advanced Chip Engineering Technology Inc. Cmos image sensor chip scale package with die receiving through-hole and method of the same
JP5948034B2 (ja) 2011-09-27 2016-07-06 株式会社ディスコ アライメント方法
JP2016015438A (ja) 2014-07-03 2016-01-28 株式会社ディスコ アライメント方法
JP2017028160A (ja) * 2015-07-24 2017-02-02 株式会社ディスコ ウエーハの加工方法
JP2017084932A (ja) * 2015-10-27 2017-05-18 株式会社ディスコ ウエーハの加工方法
JP2017092125A (ja) * 2015-11-05 2017-05-25 株式会社ディスコ ウエーハの加工方法
JP2017108089A (ja) * 2015-12-04 2017-06-15 株式会社東京精密 レーザ加工装置及びレーザ加工方法
JP6608694B2 (ja) * 2015-12-25 2019-11-20 株式会社ディスコ ウエーハの加工方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1619777A (zh) * 2003-11-18 2005-05-25 株式会社迪斯科 晶片加工方法
CN101490812A (zh) * 2006-05-25 2009-07-22 伊雷克托科学工业股份有限公司 背面晶圆切割
JP2015023078A (ja) * 2013-07-17 2015-02-02 株式会社ディスコ ウエーハの加工方法
CN106252281A (zh) * 2015-06-08 2016-12-21 株式会社迪思科 晶片的加工方法

Also Published As

Publication number Publication date
KR102631711B1 (ko) 2024-01-30
KR20190028321A (ko) 2019-03-18
DE102018215248A1 (de) 2019-03-14
JP6987443B2 (ja) 2022-01-05
TW201913782A (zh) 2019-04-01
JP2019050260A (ja) 2019-03-28
SG10201807749RA (en) 2019-04-29
TWI772512B (zh) 2022-08-01
CN109473392A (zh) 2019-03-15

Similar Documents

Publication Publication Date Title
CN109473396B (zh) 晶片的加工方法
CN109473392B (zh) 晶片的加工方法
CN109473348B (zh) 晶片的加工方法
CN109473349B (zh) 晶片的加工方法
CN109494189B (zh) 晶片的加工方法
CN109473394B (zh) 晶片的加工方法
CN109473395B (zh) 晶片的加工方法
CN109473393B (zh) 晶片的加工方法
KR102581131B1 (ko) 웨이퍼의 가공 방법
CN109473360B (zh) 晶片的加工方法
CN109473350B (zh) 晶片的加工方法
KR102569622B1 (ko) 웨이퍼의 가공 방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant