CN109473351A - 晶片的加工方法 - Google Patents

晶片的加工方法 Download PDF

Info

Publication number
CN109473351A
CN109473351A CN201811037552.4A CN201811037552A CN109473351A CN 109473351 A CN109473351 A CN 109473351A CN 201811037552 A CN201811037552 A CN 201811037552A CN 109473351 A CN109473351 A CN 109473351A
Authority
CN
China
Prior art keywords
chip
sealing material
cutting slot
alignment
segmentation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201811037552.4A
Other languages
English (en)
Inventor
铃木克彦
伴祐人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Publication of CN109473351A publication Critical patent/CN109473351A/zh
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67092—Apparatus for mechanical treatment
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00—Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36—Removing material
    • B23K26/38—Removing material by boring or cutting
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B7/00—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor
    • B24B7/20—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground
    • B24B7/22—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground for grinding inorganic material, e.g. stone, ceramics, porcelain
    • B24B7/228—Machines or devices designed for grinding plane surfaces on work, including polishing plane glass surfaces; Accessories therefor characterised by a special design with respect to properties of the material of non-metallic articles to be ground for grinding inorganic material, e.g. stone, ceramics, porcelain for grinding thin, brittle parts, e.g. semiconductors, wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10—Measuring as part of the manufacturing process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B28—WORKING CEMENT, CLAY, OR STONE
    • B28D—WORKING STONE OR STONE-LIKE MATERIALS
    • B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
    • B28D5/02—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills
    • B28D5/022—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills by cutting with discs or wheels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Optics & Photonics (AREA)
  • Inorganic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Dicing (AREA)
  • Laser Beam Processing (AREA)
  • Grinding Of Cylindrical And Plane Surfaces (AREA)
  • Processing Of Stones Or Stones Resemblance Materials (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

提供晶片的加工方法。该方法包含：切削槽形成工序，从晶片的正面侧沿着分割预定线形成深度相当于完工厚度的切削槽；密封工序，利用密封材料将晶片的正面密封；磨削工序，从晶片的背面侧将晶片磨削至完工厚度而使切削槽中的密封材料露出；对准工序，通过可见光拍摄构件来检测对准标记并据此检测应进行激光加工的分割预定线；改质层形成工序，将对于密封材料具有透过性的波长的激光束的聚光点定位在切削槽中的密封材料内部而照射激光束从而形成改质层；和分割工序，对切削槽中的密封材料赋予外力而以改质层为分割起点将晶片分割成正面和4个侧面被密封材料围绕的各个器件芯片，通过倾斜光构件对可见光拍摄构件拍摄的区域斜着照射光而实施对准工序。

Description

晶片的加工方法
技术领域
本发明涉及晶片的加工方法，对晶片进行加工而形成5S模制封装。
背景技术
作为实现LSI或NAND型闪存等各种器件的小型化和高密度安装化的构造，例如，对器件芯片按照芯片尺寸进行封装而得的芯片尺寸封装(CSP)已被用于实际的使用中，并被广泛地使用于移动电话、智能手机等。此外，近年来，在该CSP中，开发并实用化了不仅利用密封材料将芯片的正面密封还将整个侧面密封的CSP，即，所谓的5S模制封装。
以往的5S模制封装是通过以下工序制作的。
(1)在半导体晶片(以下，有时大致称为晶片)的正面上形成被称为器件(电路)和凸块的外部连接端子。
(2)从晶片的正面侧沿着分割预定线对晶片进行切削，形成深度相当于器件芯片的完工厚度的切削槽。
(3)利用含有炭黑的密封材料将晶片的正面密封。
(4)将晶片的背面侧磨削到器件芯片的完工厚度而使切削槽中的密封材料露出。
(5)由于晶片的正面被含有炭黑的密封材料密封，所以将晶片正面的外周部分的密封材料去除而使目标图案等对准标记露出，实施根据该对准标记来检测待切削的分割预定线的对准。
(6)根据对准，从晶片的正面侧沿着分割预定线对晶片进行切削，从而分割成正面和整个侧面被密封材料密封的5S模制封装。
如上述那样，由于晶片的正面被包含炭黑的密封材料密封，所以形成于晶片正面的器件等完全无法用肉眼看到。为了解决该问题以便能够进行对准，如上述(5)所记载的那样，本申请人开发出如下的技术：将晶片正面的密封材料的外周部分去除而使目标图案等对准标记露出，根据该对准标记来检测待切削的分割预定线，从而执行对准(参照日本特开2013-074021号公报和日本特开2016-015438号公报)。
专利文献1：日本特开2013-074021号公报
专利文献2：日本特开2016-015438号公报
然而，在上述公开公报所记载的对准方法中，需要代替切割用的切削刀具而将边缘修整用的宽度较宽的切削刀具安装于主轴从而将晶片的外周部分的密封材料去除的工序，切削刀具的更换和通过边缘修整来去除外周部分的密封材料需要花费时间和劳力，存在生产性较差的问题。
发明内容
本发明是鉴于该点而完成的，其目的在于，提供能够透过包覆于晶片正面的包含炭黑的密封材料来实施对准工序的晶片的加工方法。
根据本发明，提供晶片的加工方法，该晶片在由交叉形成的多条分割预定线划分的正面的各区域内分别形成有器件，该器件具有多个凸块，该晶片的加工方法的特征在于，具有如下的工序：切削槽形成工序，从该晶片的正面侧沿着该分割预定线通过切削刀具来形成深度相当于器件芯片的完工厚度的切削槽；密封工序，在实施了该切削槽形成工序之后，利用密封材料将该晶片的包含该切削槽的正面密封；磨削工序，在实施了该密封工序之后，从该晶片的背面侧将该晶片磨削至该器件芯片的完工厚度而使该切削槽中的该密封材料露出；对准工序，在实施了该磨削工序之后，通过可见光拍摄构件从该晶片的正面侧透过该密封材料来检测对准标记，根据该对准标记来检测应进行激光加工的该分割预定线；改质层形成工序，在实施了该对准工序之后，将对于该密封材料具有透过性的波长的激光束的聚光点定位在该切削槽中的该密封材料的内部，从该晶片的正面侧沿着该分割预定线照射激光束而在该密封材料的内部形成改质层；以及分割工序，在实施了该改质层形成工序之后，对该切削槽中的该密封材料赋予外力而以该改质层为分割起点将该晶片分割成正面和4个侧面被该密封材料围绕的各个器件芯片，一边通过倾斜光构件对该可见光拍摄构件所拍摄的区域斜着照射光，一边实施该对准工序。
根据本发明的晶片的加工方法，一边利用倾斜光构件斜着照射光，一边通过可见光拍摄构件透过密封材料来检测形成于晶片的对准标记，能够根据对准标记来实施对准，因此能够简单地实施对准工序，无需如以往那样将晶片的正面的外周部分的密封材料去除。
因此，将对于密封材料具有透过性的波长的激光束定位在切削槽中的密封材料的内部而从晶片的正面侧照射激光束，在切削槽中的密封材料的内部形成改质层，能够以该改质层为分割起点将晶片分割成正面和4个侧面被该密封材料围绕的各个器件芯片。
附图说明
图1是半导体晶片的立体图。
图2是示出切削槽形成工序的立体图。
图3是示出密封工序的立体图。
图4是示出磨削工序的局部剖视侧视图。
图5是示出对准工序的剖视图。
图6的(A)是示出改质层形成工序的剖视图，图6的(B)是示出改质层形成工序的放大剖视图。
图7是分割装置的立体图。
图8的(A)和(B)是示出分割工序的剖视图。
图9是示出实施了分割工序之后的晶片的局部放大剖视图。
标号说明
10：切削单元；11：半导体晶片；13：分割预定线；14：切削刀具；15：器件；16：对准单元；17：电极凸块；18、18A：拍摄单元；20：密封材料；23：切削槽；25：改质层；26：磨削单元；27：器件芯片；31：倾斜光构件；34：磨削磨轮；38：磨削磨具；46：激光头(聚光器)；50：分割装置。
具体实施方式
以下，参照附图对本发明的实施方式进行详细说明。参照图1，示出了适合通过本发明的加工方法来加工的半导体晶片(以下，有时简称为晶片)11的正面侧立体图。
在半导体晶片11的正面11a上呈格子状形成有多条分割预定线(间隔道)13。在由垂直的分割预定线13划分出的各区域内形成有IC、LSI等器件15。
在各器件15的正面上具有多个电极凸块(以下，有时简称为凸块)17，晶片11在其正面上具有：器件区域19，其形成有分别具有多个凸块17的多个器件15；以及外周剩余区域21，其围绕器件区域19。
在本发明实施方式的晶片的加工方法中，首先，作为第1工序，实施切削槽形成工序，从晶片11的正面侧沿着分割预定线13通过切削刀具来形成深度相当于器件芯片的完工厚度的切削槽。参照图2对该切削槽形成工序进行说明。
切削单元10具有：切削刀具14，其以能够装卸的方式安装于主轴12的前端部；以及对准单元16，其具有可见光拍摄构件(可见光拍摄单元)18。可见光拍摄单元18具有利用可见光进行拍摄的显微镜和照相机。
在实施切削槽形成工序之前，首先，实施如下对准：拍摄单元18利用可见光来拍摄晶片11的正面，检测形成于各器件15的目标图案等对准标记，根据该对准标记来检测待切削的分割预定线13。
在实施对准之后，实施切削槽形成工序，使在箭头R1方向上高速旋转的切削刀具14从晶片11的正面11a侧沿着分割预定线13按照相当于器件芯片的完工厚度的深度切入，并对吸引保持着晶片11的未图示的卡盘工作台在箭头X1方向上进行加工进给，从而沿着分割预定线13形成切削槽23。
一边按照分割预定线13的间距在与加工进给方向X1垂直的方向上将切削单元10进行分度进给，一边沿着在第1方向上延伸的分割预定线13依次实施该切削槽形成工序。
接着，在使未图示的卡盘工作台旋转90°之后，沿着在与第1方向垂直的第2方向上延伸的分割预定线13依次实施同样的切削槽形成工序。
在实施了切削槽形成工序之后，实施密封工序，如图3所示，向晶片11的正面11a涂布密封材料20，利用密封材料将包含切削槽23的晶片11的正面11a密封。由于密封材料20具有流动性，所以当实施密封工序时，密封材料20被填充到切削槽23中。
作为密封材料20，其组成按质量％包含环氧树脂或环氧树脂+酚醛树脂10.3％、二氧化硅填料85.3％、炭黑0.1～0.2％、其他成分4.2～4.3％。作为其他成分，例如，包含金属氢氧化物、三氧化锑、二氧化硅等。
当利用这种组成的密封材料20来包覆晶片11的正面11a从而将晶片11的正面11a密封时，密封材料20因包含在密封材料20中的极少量的炭黑而呈黑色，因此通常很难透过密封材料20看到晶片11的正面11a。
这里，向密封材料20中混入炭黑主要是为了防止器件15的静电破坏，目前在市场上还没有销售不含炭黑的密封材料。
密封材料20的涂布方法没有特别地限定，但优选将密封材料20涂布到凸块17的高度为止，接着利用蚀刻对密封材料20进行蚀刻，使凸块17冒出。
在实施了密封工序之后，实施磨削工序，从晶片11的背面11b侧将晶片11磨削到器件芯片的完工厚度，使切削槽23中的密封材料20露出。
参照图4对该磨削工序进行说明。在晶片11的正面11a上粘贴正面保护带22，利用磨削装置的卡盘工作台24隔着正面保护带22对晶片11进行吸引保持。
磨削单元26包含：主轴30，其以能够旋转的方式收纳在主轴外壳28中，通过未图示的电动机来进行旋转驱动；磨轮安装座32，其固定于主轴30的前端；以及磨削磨轮34，其以能够装卸的方式安装于磨轮安装座32。磨削磨轮34由环状的磨轮基台36和粘固在磨轮基台36的下端外周的多个磨削磨具38构成。
在磨削工序中，一边使卡盘工作台24在箭头a所示的方向上例如按照300rpm进行旋转，一边使磨削磨轮34在箭头b所示的方向上例如按照6000rpm进行旋转，并且对未图示的磨削单元进给机构进行驱动而使磨削磨轮34的磨削磨具38与晶片11的背面11b接触。
然后，一边将磨削磨轮34按照规定的磨削进给速度向下方磨削进给规定的量，一边对晶片11的背面11b进行磨削。一边利用接触式或非接触式的厚度测量仪来测量晶片11的厚度，一边将晶片11磨削到规定的厚度例如100μm，使埋设在切削槽23中的密封材料20露出。
在实施了磨削工序之后，实施如下的对准工序：从晶片11的正面11a侧通过可见光拍摄构件以透过密封材料20的方式对晶片11的正面11a进行拍摄，检测形成于晶片11的正面11a的至少两个目标图案等对准标记，根据这些对准标记来检测应进行激光加工的分割预定线13。
参照图5对该对准工序进行详细说明。在实施对准工序之前，将晶片11的背面11b侧粘贴在外周部安装于环状框架F的划片带T上。
在对准工序中，如图5所示，隔着划片带T利用激光加工装置的卡盘工作台40对晶片11进行吸引保持，使将晶片11的正面11a密封的密封材料20向上方露出。然后，利用夹具42对环状框架F进行夹持而固定。
在对准工序中，利用与切削装置的可见光拍摄单元18同样的激光加工装置的可见光拍摄单元18A的CCD等拍摄元件对晶片11的正面11a进行拍摄。然而，在密封材料20中包含二氧化硅填料、炭黑等成分，进而使密封材料20的正面存在凹凸，因此即使在可见光拍摄单元18A的垂直照射中透过密封材料20对晶片11的正面11a进行拍摄，拍摄图像也会变得模糊，很难检测出目标图案等对准标记。
因此，在本实施方式的对准工序中，除了可见光拍摄单元18A的垂直照射之外，还可以从倾斜光构件31向拍摄区域斜着照射光，从而缓解拍摄图像的模糊，能够检测出对准标记。
从倾斜光构件31照射的光优选是白色光，相对于晶片11的正面11a的入射角优选30°～60°的范围内。优选可见光拍摄单元18A具有能够对曝光时间等进行调整的曝光器件(exposure)。
接着，使卡盘工作台40进行θ旋转以便使连接这些对准标记而得的直线与加工进给方向平行，然后使图2所示的切削单元10按照对准标记与分割预定线13的中心之间的距离在与加工进给方向X1垂直的方向上移动，从而检测出待切削的分割预定线13。
在实施了对准工序之后，实施改质层形成工序，如图6的(A)所示，将对于密封材料20具有透过性的波长(例如为1064nm)的激光束LB的聚光点定位在切削槽23中的密封材料20的内部而从晶片11的正面11a侧沿着分割预定线13从激光加工装置的激光头(聚光器)46进行照射，并在箭头X1方向上对卡盘工作台40进行加工进给，从而在切削槽23中的密封材料20的内部形成图6的(B)所示的改质层25。
当沿着在第1方向上延伸的分割预定线13依次实施了该改质层形成工序之后，使卡盘工作台40旋转90°，沿着在与第1方向垂直的第2方向上延伸的分割预定线13依次实施该改质层形成工序。
在实施了改质层形成工序之后，实施分割步骤，使用图7所示的分割装置50对晶片11赋予外力，将晶片11分割成各个器件芯片27。图7所示的分割装置50具有：框架保持构件52，其对环状框架F进行保持；以及带扩展构件54，其对划片带T进行扩展，该划片带安装于环状框架F，该环状框架F保持在T框架保持构件52上。
框架保持构件52由环状的框架保持部件56和配设在框架保持部件56的外周的作为固定构件的多个夹具58构成。框架保持部件56的上表面形成载置环状框架F的载置面56a，在该载置面56a上载置环状框架F。
然后，载置在载置面56a上的环状框架F被夹具58固定在框架保持构件56上。这样构成的框架保持构件52被带扩展构件54支承为能够在上下方向上移动。
带扩展构件54具有配设在环状的框架保持部件56的内侧的扩展鼓60。扩展鼓60的上端被盖62封闭。该扩展鼓60具有比环状框架F的内径小且比晶片11的外径大的内径，其中，该晶片11粘贴于划片带T，该划片带T安装于环状框架F。
扩展鼓60具有在其下端形成为一体的支承凸缘64。带扩展构件54还具有驱动构件66，该驱动构件66使环状的框架保持部件56在上下方向上移动。该驱动构件66由配设在支承凸缘64上的多个气缸68构成，其活塞杆70与框架保持部件56的下表面连结。
由多个气缸68构成的驱动构件66使环状的框架保持部件56在基准位置与扩展位置之间沿上下方向移动，其中，该基准位置是环状的框架保持部件56的载置面56a与作为扩展鼓60的上端的盖62的正面为大致相同高度的位置，该扩展位置是比扩展鼓60的上端靠下方的规定的量的位置。
参照图8对使用如上述构成的分割装置50来实施的晶片11的分割工序进行说明。如图8的(A)所示，将借助划片带T支承着晶片11的环状框架F载置在框架保持部件56的载置面56a上，并通过夹具58固定在框架保持部件56上。此时，框架保持部件56被定位在其载置面56a与扩展鼓60的上端为大致相同高度的基准位置。
接着，对气缸68进行驱动而使框架保持部件56下降到图8的(B)所示的扩展位置。由此，使固定在框架保持部件56的载置面56a上的环状框架F下降，因此安装于环状框架F的划片带T与扩展鼓60的上端缘抵接而主要在半径方向上扩展。
其结果是，对粘贴于划片带T的晶片11呈放射状作用拉伸力。当以这种方式对晶片11呈放射状作用拉伸力时，晶片沿着分割预定线13以形成在密封材料20中的改质层25为分割起点而沿着改质层25如图9的放大图所示的那样被割断，被分割成正面和4个侧面被密封材料20围绕的各个器件芯片27。

Claims (1)

1.一种晶片的加工方法，该晶片在由交叉形成的多条分割预定线划分的正面的各区域内分别形成有器件，该器件具有多个凸块，
该晶片的加工方法的特征在于，具有如下的工序：
切削槽形成工序，从该晶片的正面侧沿着该分割预定线通过切削刀具来形成深度相当于器件芯片的完工厚度的切削槽；
密封工序，在实施了该切削槽形成工序之后，利用密封材料将该晶片的包含该切削槽的正面密封；
磨削工序，在实施了该密封工序之后，从该晶片的背面侧将该晶片磨削至该器件芯片的完工厚度而使该切削槽中的该密封材料露出；
对准工序，在实施了该磨削工序之后，通过可见光拍摄构件从该晶片的正面侧透过该密封材料来检测对准标记，根据该对准标记来检测应进行激光加工的该分割预定线；
改质层形成工序，在实施了该对准工序之后，将对于该密封材料具有透过性的波长的激光束的聚光点定位在该切削槽中的该密封材料的内部，从该晶片的正面侧沿着该分割预定线照射激光束而在该密封材料的内部形成改质层；以及
分割工序，在实施了该改质层形成工序之后，对该切削槽中的该密封材料赋予外力而以该改质层为分割起点将该晶片分割成正面和4个侧面被该密封材料围绕的各个器件芯片，
一边通过倾斜光构件对该可见光拍摄构件所拍摄的区域斜着照射光，一边实施该对准工序。
CN201811037552.4A 2017-09-08 2018-09-06 晶片的加工方法 Pending CN109473351A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017-172839 2017-09-08
JP2017172839A JP6918418B2 (ja) 2017-09-08 2017-09-08 ウェーハの加工方法

Publications (1)

Publication Number Publication Date
CN109473351A true CN109473351A (zh) 2019-03-15

Family

ID=65441994

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811037552.4A Pending CN109473351A (zh) 2017-09-08 2018-09-06 晶片的加工方法

Country Status (6)

Country Link
JP (1) JP6918418B2 (zh)
KR (1) KR102581138B1 (zh)
CN (1) CN109473351A (zh)
DE (1) DE102018215247A1 (zh)
SG (1) SG10201807747VA (zh)
TW (1) TWI789422B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110744731A (zh) * 2019-10-30 2020-02-04 许昌学院 一种基于光电控制的晶片切片设备

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7368098B2 (ja) * 2019-04-17 2023-10-24 株式会社ディスコ ウエーハの加工方法
US11908831B2 (en) 2020-10-21 2024-02-20 Stmicroelectronics Pte Ltd Method for manufacturing a wafer level chip scale package (WLCSP)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103131355A (zh) * 2011-11-28 2013-06-05 日东电工株式会社 底填剂材料及半导体装置的制造方法
CN105102179A (zh) * 2013-03-27 2015-11-25 浜松光子学株式会社 激光加工装置及激光加工方法
CN105935838A (zh) * 2015-03-06 2016-09-14 三星钻石工业股份有限公司 积层基板的加工方法及利用激光的积层基板的加工装置
JP2017107984A (ja) * 2015-12-09 2017-06-15 株式会社ディスコ ウエーハの加工方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0756877B2 (ja) * 1990-01-24 1995-06-14 三菱電機株式会社 半導体装置のリード平坦性測定装置
US6649445B1 (en) * 2002-09-11 2003-11-18 Motorola, Inc. Wafer coating and singulation method
JP2004200258A (ja) 2002-12-17 2004-07-15 Shinko Electric Ind Co Ltd バンプ検査装置および検査方法
JP2007190596A (ja) * 2006-01-20 2007-08-02 Seiko Epson Corp 基体の製造方法、フレキシブル回路基板、電気光学装置、電子機器
JP2009158763A (ja) * 2007-12-27 2009-07-16 Disco Abrasive Syst Ltd 保護膜被覆装置
JP2010024064A (ja) * 2008-07-15 2010-02-04 Seiko Epson Corp 構造体の製造方法、液滴吐出ヘッド
JP5474630B2 (ja) * 2010-03-30 2014-04-16 トッパン・フォームズ株式会社 電子部品およびその製造方法、部品実装基板
JP5895332B2 (ja) 2010-04-01 2016-03-30 株式会社ニコン 位置検出装置、重ね合わせ装置、位置検出方法およびデバイスの製造方法
JP5948034B2 (ja) 2011-09-27 2016-07-06 株式会社ディスコ アライメント方法
JP2014003274A (ja) * 2012-05-25 2014-01-09 Nitto Denko Corp 半導体装置の製造方法及びアンダーフィル材
JP6157890B2 (ja) * 2013-03-26 2017-07-05 日東電工株式会社 アンダーフィル材、封止シート及び半導体装置の製造方法
JP2016015438A (ja) 2014-07-03 2016-01-28 株式会社ディスコ アライメント方法
JP2017022162A (ja) * 2015-07-07 2017-01-26 株式会社ディスコ ウエーハの加工方法
JP6557081B2 (ja) * 2015-07-13 2019-08-07 株式会社ディスコ ウエーハの加工方法
JP2017028160A (ja) * 2015-07-24 2017-02-02 株式会社ディスコ ウエーハの加工方法
CN107924877B (zh) * 2015-08-11 2020-08-28 株式会社村田制作所 高频模块及其制造方法
JP6506137B2 (ja) * 2015-08-17 2019-04-24 株式会社ディスコ 貼り合せ基板の加工方法
JP2017054888A (ja) * 2015-09-08 2017-03-16 株式会社ディスコ ウエーハの加工方法
JP6608694B2 (ja) * 2015-12-25 2019-11-20 株式会社ディスコ ウエーハの加工方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103131355A (zh) * 2011-11-28 2013-06-05 日东电工株式会社 底填剂材料及半导体装置的制造方法
CN105102179A (zh) * 2013-03-27 2015-11-25 浜松光子学株式会社 激光加工装置及激光加工方法
CN105935838A (zh) * 2015-03-06 2016-09-14 三星钻石工业股份有限公司 积层基板的加工方法及利用激光的积层基板的加工装置
JP2017107984A (ja) * 2015-12-09 2017-06-15 株式会社ディスコ ウエーハの加工方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110744731A (zh) * 2019-10-30 2020-02-04 许昌学院 一种基于光电控制的晶片切片设备
CN110744731B (zh) * 2019-10-30 2021-07-27 许昌学院 一种基于光电控制的晶片切片设备

Also Published As

Publication number Publication date
SG10201807747VA (en) 2019-04-29
KR102581138B1 (ko) 2023-09-20
TW201913783A (zh) 2019-04-01
JP2019050252A (ja) 2019-03-28
TWI789422B (zh) 2023-01-11
DE102018215247A1 (de) 2019-03-14
JP6918418B2 (ja) 2021-08-11
KR20190028317A (ko) 2019-03-18

Similar Documents

Publication Publication Date Title
CN109473351A (zh) 晶片的加工方法
CN109473396A (zh) 晶片的加工方法
CN109473392A (zh) 晶片的加工方法
CN109473349A (zh) 晶片的加工方法
CN109473348A (zh) 晶片的加工方法
CN109473395A (zh) 晶片的加工方法
CN109473350A (zh) 晶片的加工方法
CN109473394A (zh) 晶片的加工方法
CN109494189A (zh) 晶片的加工方法
CN109473360A (zh) 晶片的加工方法
CN109514744A (zh) 晶片的加工方法
CN109524354A (zh) 晶片的加工方法
CN109473397A (zh) 晶片的加工方法
CN109473393A (zh) 晶片的加工方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20190315

RJ01 Rejection of invention patent application after publication