CN108649036A - 一种阵列基板及其制作方法 - Google Patents

一种阵列基板及其制作方法 Download PDF

Info

Publication number
CN108649036A
CN108649036A CN201810404403.0A CN201810404403A CN108649036A CN 108649036 A CN108649036 A CN 108649036A CN 201810404403 A CN201810404403 A CN 201810404403A CN 108649036 A CN108649036 A CN 108649036A
Authority
CN
China
Prior art keywords
layer
metal
buffer layer
array substrate
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201810404403.0A
Other languages
English (en)
Other versions
CN108649036B (zh
Inventor
肖军城
田超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to CN201810404403.0A priority Critical patent/CN108649036B/zh
Priority to US16/097,891 priority patent/US11152490B2/en
Priority to PCT/CN2018/098048 priority patent/WO2019205334A1/zh
Publication of CN108649036A publication Critical patent/CN108649036A/zh
Application granted granted Critical
Publication of CN108649036B publication Critical patent/CN108649036B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1237Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a different composition, shape, layout or thickness of the gate insulator in different devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66757Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823462MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823475MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1288Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78633Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供了一种阵列基板及其制作方法,包括:提供一基板,并在所述基板上方制备层叠设置的遮光层、第一缓冲层、多晶硅层、栅绝缘层、经图案化的第一金属、间绝缘层、第二缓冲层、经图案化的第二金属、第三缓冲层、经图案化的第一透明电极和钝化层;采用一道光罩工艺形成贯穿钝化层、第三缓冲层、第二缓冲层、栅绝缘层与多晶硅层接触的过孔;在钝化层表面制备图案化的第二透明电极,第二透明电极覆盖过孔表面,并与第二金属连接。本发明将栅绝缘层、第二缓冲层、第三缓冲层和钝化层通过一道过孔工艺实现各层的有效连接,进而将所需的四道光罩工艺节约为一道光罩工艺,极大的简化了阵列基板工艺流程和生产成本。

Description

一种阵列基板及其制作方法
技术领域
本发明涉及显示技术领域,具体涉及一种阵列基板及其制作方法。
背景技术
低温多晶硅(Low temperature poly-silicon,简称LTPS)技术具有电子迁移率高的优点,能够有效的减小薄膜晶体管(thin film transistor,简称TFT)器件的面积,从而提升像素的开口率,在增大面板显示亮度的同时可以降低整体的功耗,进而大幅度降低面板的制造成本,因此,LTPS工艺目前已成为液晶显示领域炙手可热的技术。
但是,现有的LTPS工艺复杂,阵列基板膜层的数目较多,一般需要至少10层的膜层结构,这样就需要较多的光罩工艺来进行层膜结构的制备,同时延长了产品制作时间,增加了产品的关照成本、物料成本和运营成本。
如何能够有效的降低阵列基板制作周期,提升产品的良率,提升产品的生产能力,降低产品的生产成本,是目前面板设计行业所关注的重点,也是增加公司市场竞争力的有效途径。因此目前亟须一种能够节省光罩工艺的ITPS阵列基板及其制作方法。
发明内容
本发明提供了一种阵列基板及其制作方法,以解决现有阵列基板制作工艺中,所需光罩工艺较多,导致产品生产工艺复杂,阵列基板制备成本较高的问题。
为实现上述目的,本发明提供的技术方案如下:
根据本发明的一个方面,提供了一种阵列基板的制作方法,所述阵列基板的制作方法包括如下步骤:
步骤S10、提供一基板,并在所述基板上方依次制备层叠设置的遮光层、第一缓冲层和多晶硅层;
步骤S20、在所述多晶硅层表面依次制备栅绝缘层、经图案化的第一金属,并对所述多晶硅层完成离子注入以形成两端的源漏极掺杂区和中间的沟道区;
步骤S30、在所述间绝缘层的上方依次制备层叠设置的第二缓冲层、经图案化的第二金属、第三缓冲层、经图案化的第一透明电极和钝化层;
步骤S40、采用一道光罩工艺形成过孔,所述过孔贯穿所述钝化层、所述第三缓冲层、所述第二缓冲层、所述栅绝缘层与所述多晶硅层接触;
步骤S50、在钝化层表面制备图案化的第二透明电极,所述第二透明电极覆盖所述过孔表面,并与所述第二金属连接。
根据本发明一优选实施例,所述钝化层、所述第三缓冲层、所述第二缓冲层、所述栅绝缘层的制备材料均为氮化硅和氧化硅中的至少一者。
根据本发明一优选实施例,所述第一金属为栅极金属,所述第二金属为源漏极金属。
根据本发明一优选实施例,所述第一透明电极为公共电极,所述第二透明电极为像素电极。
根据本发明一优选实施例,所述像素电极通过过孔将所述钝化层、所述第三绝缘层、所述第二金属、所述第二缓冲层、所述间绝缘层、所述多晶硅层电性互连。
根据本发明的另一个方面,提供了一种阵列基板,包括:
基板;
遮光层,设置在所述基板上方;
第一缓冲层,设置在所述基板的上方,并覆盖所述遮光层;
多晶硅层,设置在所述第一缓冲层的上方;
栅绝缘层,设置在所述多晶硅层的上方;
第一金属,设置在所述栅绝缘层的上方,并对应于所述多晶硅层位置;
第二缓冲层,设置在所述栅绝缘层的上方,并覆盖所述第一金属;
第二金属,设置在所述第二缓冲层的上方;
第三缓冲层,设置在所述第二缓冲层的上方,并覆盖所述第二金属;
第一透明电极,设置在所述第三缓冲层的上方;
钝化层,设置在所述第三缓冲层的上方,并覆盖所述第一电极;
第二透明电极,设置在所述钝化层的上方;
过孔,所述过孔贯穿所述钝化层、所述第三缓冲层、所述第二缓冲层、所述栅绝缘层与所述多晶硅层接触;
其中,所述第二透明电极覆盖所述过孔表面,并与所述第二金属连接。
根据本发明一优选实施例,所述钝化层、所述第三缓冲层、所述第二缓冲层、所述栅绝缘层的制备材料均为氮化硅和氧化硅中的至少一者。
根据本发明一优选实施例,所述第一金属为栅极金属,所述第二金属为源漏极金属。
根据本发明一优选实施例,所述第一透明电极为公共电极,所述第二透明电极为像素电极。
根据本发明一优选实施例,所述像素电极通过过孔将所述钝化层、所述第三绝缘层、所述第二金属、所述第二缓冲层、所述间绝缘层、所述多晶硅层电性互连。
本发明的优点是,提供了一种阵列基板及其制作方法,将栅绝缘层、第二缓冲层、第三缓冲层和钝化层通过一道过孔工艺实现各层的有效连接,进而将所需的四道光罩工艺节约为一道光罩工艺,极大的简化了阵列基板工艺流程和生产成本。
附图说明
为了更清楚地说明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单介绍,显而易见地,下面描述中的附图仅仅是发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1为本发明实施例中阵列基板的制作方法的流程示意图;
图2a-2e为本发明实施例中阵列基板的制作方法的结构示意图;
图3为本发明实施例中阵列基板结构示意图。
具体实施方式
以下各实施例的说明是参考附加的图示,用以例示本发明可用以实施的特定实施例。本发明所提到的方向用语,例如[上]、[下]、[前]、[后]、[左]、[右]、[内]、[外]、[侧面]等,仅是参考附加图式的方向。因此,使用的方向用语是用以说明及理解本发明,而非用以限制本发明。在图中,结构相似的单元是用以相同标号表示。
本发明针对现有阵列基板制作工艺中,所需光罩工艺较多,导致产品生产工艺复杂,阵列基板制备成本较高的问题,提出了一种阵列基板及其制作方法,本实施例能够改善该缺陷。
下面结合附图和具体实施例对本发明做进一步的说明:
图1为本发明实施例中LTPS阵列基板的制作方法的流程示意图;图2a-2e为本发明实施例中阵列基板的制作方法的结构示意图。
如图1所示,本发明提供了一种阵列基板的制作方法,所述阵列基板的制作方法包括如下步骤:
如图2a所示,步骤S10、提供一基板11,并在所述基板11上方依次制备层叠设置的遮光层12、第一缓冲层13和多晶硅层14a。
进一步的,所述基板11为玻璃基板,一般作为阵列基板刚性衬底使用,在玻璃基板上进行LTPS工艺前,需要将玻璃基板清洗干净。
遮光层12由不透明材料制备,既可以为金属材料也可以为无机物材料,在有的情况下,遮光层12也可以省略;缓冲层13制备在基板11的上方,并覆盖所述遮光层12,所述缓冲层13的制备材料为氮化硅和氧化硅中的至少一者,缓冲层13既可以阻挡外界微粒污染LTPS器件,也可以起到缓冲的作用。
通常的,在步骤S10中需要采用2道光罩工艺,第一道光罩工艺用于制备遮光层12,第二道光罩工艺用于制备多晶层14a。
如图2b所示,步骤S20、在所述多晶硅层14a表面依次制备栅绝缘层15、经图案化的第一金属16,并对所述多晶硅层14a完成离子注入以形成两端的源漏极掺杂区(包括源漏极轻掺杂区142和源漏极重掺杂区141)和中间的沟道区143。
具体的,在所述栅绝缘层15制备第一金属层,对所述多晶硅层14a和所述第一金属层进行第一次蚀刻以形成源漏极重掺杂区141和初始图案的第一金属,随后对所述多晶硅层14a和所述初始图案的第一金属进行第二次蚀刻以形成源漏极轻掺杂区142和第一金属16,所述第一次蚀刻、所述第二次蚀刻均在第三道光罩工艺中制备。
具体的,所述第一金属16为栅极金属,所述栅绝缘层15设置在所述第一缓冲层15的上方并覆盖所述多晶硅层14,所述栅绝缘层15的制备材料为氧化硅和氮化硅中的至少一者。
如图2c所示,步骤S30、在所述间绝缘层15的上方依次制备层叠设置的第二缓冲层17、经图案化的第二金属18、第三缓冲层19、经图案化的第一透明电极20和钝化层21;
具体的,在步骤S30中,在所述间绝缘层5的上方制备第二缓冲层17,在所述第二缓冲层17的上方涂布第二金属层,采用第四道光罩工艺图案化所述第二金属层以形成第二金属18。
优选的,所述第二金属18为源漏极金属。
所述第二缓冲层17、所述第三缓冲层19和所述钝化层21的制备材料相似,均为氧化硅和氮化硅中的至少一者,值得理解的是,所述第二缓冲层17、所述第三缓冲层19和所述钝化层21的制备材料也可以为其他相似的无机材料。
其中,在步骤S30中,采用第五道光罩工艺制备第一透明电极20。
如图2d所示,步骤S40、采用一道光罩工艺形成过孔23,所述过孔23贯穿所述钝化层21、所述第三缓冲层19、所述第二缓冲层17、所述栅绝缘层15与所述多晶硅层14接触。
具体的,所述过孔23与所述多晶硅层14的重掺杂区141相连。
形成过孔23所用的光罩工艺为本发明中所使用的第六道光罩工艺,也是本发明的主要发明点,本发明通过将原本需要四道光罩工艺制备的钝化层过孔、第三缓冲层过孔、第二缓冲层过孔和间绝缘层过孔整合为本发明中的一道过孔23,在利用所述钝化层21、所述第三缓冲层19、所述第二缓冲层17、所述栅绝缘层15所使用材料相同或化学性质相似,从而实现了一道光罩工艺蚀刻完所有的过孔(即本发明中整合的过孔23),本发明采用一道光罩工艺代替四道工艺的,极大的简化了阵列基板制作工序。
如图2e所示,步骤S50、在钝化层21表面制备图案化的第二透明电极22,所述第二透明电极22覆盖所述过孔23表面,并与所述第二金属18连接。
具体的,在步骤S50中,在所述钝化层21表面形成第二透明电极层,采用第七道光罩工艺图案化所述第二透明电极层以形成第二透明电极22。
所述第二透明电极22覆盖所述过孔23表面,所述第二透明电极22通过过孔23实现了所述钝化层21、所述第三绝缘层19、所述第二金属18、所述第二缓冲层17、所述间绝缘层15、所述多晶硅层14电性互连。
优选的,所述第一透明电极20为公共电极,所述第二透明电极22为像素电极。
如图3所示,根据本发明的另一个方面,还提供了一种阵列基板,所述阵列基板包括:
基板31;
遮光层32,所述遮光层32设置在所述基板31上方;
第一缓冲层33,所述第一缓冲层33设置在所述基板31的上方,并覆盖所述遮光层32;
多晶硅层34,所述多晶硅层34设置在所述第一缓冲层33的上方;
栅绝缘层35,所述栅绝缘层35设置在所述多晶硅层34的上方;
第一金属36,所述第一金属36设置在所述栅绝缘层35的上方,并对应于所述多晶硅层34位置;
第二缓冲层37,所述第二缓冲层37设置在所述栅绝缘层35的上方,并覆盖所述第一金属36;
第二金属38,所述第二金属38设置在所述第二缓冲层37的上方;
第三缓冲层39,所述第三缓冲层39设置在所述第二缓冲层38的上方,并覆盖所述第二金属38;
第一透明电极40,所述第一透明电极40设置在所述第三缓冲层39的上方;
钝化层41,所述钝化层41设置在所述第三缓冲层39的上方,并覆盖所述第一电极40;
第二透明电极42,所述第二透明电极42设置在所述钝化层41的上方;
过孔23,所述过孔23贯穿所述钝化层41、所述第三缓冲层39、所述第二缓冲层37、所述栅绝缘层35与所述多晶硅层34接触;
其中,所述第二透明电极22覆盖所述过孔表面,并与所述第二金属38连接。
优选的,所述钝化层41、所述第三缓冲层39、所述第二缓冲层37、所述栅绝缘层35的制备材料均为氮化硅和氧化硅中的至少一者。
优选的,所述第一金属36为栅极金属,所述第二金属38为源漏极金属。
优选的,所述第一透明电极40为公共电极,所述第二透明电极42为像素电极。
优选的,所述像素电极42通过过孔43将所述钝化层41、所述第三绝缘层39、所述第二金属38、所述第二缓冲层37、所述间绝缘层35、所述多晶硅层34电性互连。
在本实施例中,通过将第二金属38设置在第二缓冲层37的上方,使得过孔43可以依次贯穿所述钝化层41、所述第三绝缘层39、所述第二缓冲层37、所述间绝缘层35,一个过孔能够实现多层之间的电性互连,为所述阵列基板的制作方法中节省光罩制程提供了结构基础。
由于本发明中所述阵列基板原理与所述阵列基板的制作方法的工作原理相同,所述阵列基板原理具体请参考所述阵列基板的制作方法的工作原理,在此不做赘述。
本发明的优点是,提供了一种阵列基板及其制作方法,将栅绝缘层、第二缓冲层、第三缓冲层和钝化层通过一道过孔工艺实现各层的有效连接,进而将所需的四道光罩工艺节约为一道光罩工艺,极大的简化了阵列基板工艺流程和生产成本。
综上所述,虽然本发明已以优选实施例揭露如上,但上述优选实施例并非用以限制本发明,本领域的普通技术人员,在不脱离本发明的精神和范围内,均可作各种更动与润饰,因此本发明的保护范围以权利要求界定的范围为准。

Claims (10)

1.一种阵列基板的制作方法,其特征在于,所述阵列基板的制作方法包括如下步骤:
步骤S10、提供一基板,并在所述基板上方依次制备层叠设置的遮光层、第一缓冲层和多晶硅层;
步骤S20、在所述多晶硅层表面依次制备栅绝缘层、经图案化的第一金属,并对所述多晶硅层完成离子注入以形成两端的源漏极掺杂区和中间的沟道区;
步骤S30、在所述间绝缘层的上方依次制备层叠设置的第二缓冲层、经图案化的第二金属、第三缓冲层、经图案化的第一透明电极和钝化层;
步骤S40、采用一道光罩工艺形成过孔,所述过孔贯穿所述钝化层、所述第三缓冲层、所述第二缓冲层、所述栅绝缘层与所述多晶硅层接触;
步骤S50、在钝化层表面制备图案化的第二透明电极,所述第二透明电极覆盖所述过孔表面,并与所述第二金属连接。
2.根据权利要求1所述的阵列基板的制作方法,其特征在于,所述钝化层、所述第三缓冲层、所述第二缓冲层、所述栅绝缘层的制备材料均为氮化硅和氧化硅中的至少一者。
3.根据权利要求1所述的阵列基板的制作方法,其特征在于,所述第一金属为栅极金属,所述第二金属为源漏极金属。
4.根据权利要求1所述的阵列基板的制作方法,其特征在于,所述第一透明电极为公共电极,所述第二透明电极为像素电极。
5.根据权利要求4所述的阵列基板的制作方法,其特征在于,所述像素电极通过过孔将所述钝化层、所述第三绝缘层、所述第二金属、所述第二缓冲层、所述间绝缘层、所述多晶硅层电性互连。
6.一种阵列基板,其特征在于,所述阵列基板包括:
基板;
第一缓冲层,设置在所述基板的上方,并覆盖所述基板;
多晶硅层,设置在所述第一缓冲层的上方;
栅绝缘层,设置在所述多晶硅层的上方;
第一金属,设置在所述栅绝缘层的上方,并对应于所述多晶硅层位置;
第二缓冲层,设置在所述栅绝缘层的上方,并覆盖所述第一金属;
第二金属,设置在所述第二缓冲层的上方;
第三缓冲层,设置在所述第二缓冲层的上方,并覆盖所述第二金属;
第一透明电极,设置在所述第三缓冲层的上方;
钝化层,设置在所述第三缓冲层的上方,并覆盖所述第一电极;
第二透明电极,设置在所述钝化层的上方;
过孔,所述过孔贯穿所述钝化层、所述第三缓冲层、所述第二缓冲层、所述栅绝缘层与所述多晶硅层接触;
其中,所述第二透明电极覆盖所述过孔表面,并与所述第二金属连接。
7.根据权利要求6所述的阵列基板,其特征在于,所述钝化层、所述第三缓冲层、所述第二缓冲层、所述栅绝缘层的制备材料均为氮化硅和氧化硅中的至少一者。
8.根据权利要求6所述的阵列基板,其特征在于,所述第一金属为栅极金属,所述第二金属为源漏极金属。
9.根据权利要求6所述的阵列基板,其特征在于,所述第一透明电极为公共电极,所述第二透明电极为像素电极。
10.根据权利要求9所述的阵列基板,其特征在于,所述像素电极通过过孔将所述钝化层、所述第三绝缘层、所述第二金属、所述第二缓冲层、所述间绝缘层、所述多晶硅层电性互连。
CN201810404403.0A 2018-04-28 2018-04-28 一种阵列基板及其制作方法 Active CN108649036B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201810404403.0A CN108649036B (zh) 2018-04-28 2018-04-28 一种阵列基板及其制作方法
US16/097,891 US11152490B2 (en) 2018-04-28 2018-08-01 Array substrate and method for manufacturing same
PCT/CN2018/098048 WO2019205334A1 (zh) 2018-04-28 2018-08-01 阵列基板及其制作方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810404403.0A CN108649036B (zh) 2018-04-28 2018-04-28 一种阵列基板及其制作方法

Publications (2)

Publication Number Publication Date
CN108649036A true CN108649036A (zh) 2018-10-12
CN108649036B CN108649036B (zh) 2021-02-02

Family

ID=63748341

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810404403.0A Active CN108649036B (zh) 2018-04-28 2018-04-28 一种阵列基板及其制作方法

Country Status (3)

Country Link
US (1) US11152490B2 (zh)
CN (1) CN108649036B (zh)
WO (1) WO2019205334A1 (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110634804A (zh) * 2019-08-09 2019-12-31 武汉华星光电技术有限公司 一种阵列基板及其制备方法、触控显示面板
CN110854139A (zh) * 2019-11-26 2020-02-28 武汉华星光电技术有限公司 一种tft阵列基板、其制备方法及其显示面板
CN111613578A (zh) * 2020-06-08 2020-09-01 武汉华星光电技术有限公司 低温多晶硅阵列基板的制备方法、阵列基板、显示面板
CN114156288A (zh) * 2021-11-30 2022-03-08 武汉华星光电技术有限公司 阵列基板及显示面板

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104617102A (zh) * 2014-12-31 2015-05-13 深圳市华星光电技术有限公司 阵列基板及阵列基板制造方法
CN105552027A (zh) * 2016-02-14 2016-05-04 武汉华星光电技术有限公司 阵列基板的制作方法及阵列基板
CN105702623A (zh) * 2016-02-02 2016-06-22 武汉华星光电技术有限公司 Tft阵列基板的制作方法
CN106847743A (zh) * 2017-02-07 2017-06-13 武汉华星光电技术有限公司 Tft基板及其制作方法
CN107479284A (zh) * 2017-08-30 2017-12-15 武汉华星光电技术有限公司 一种阵列基板及其制作方法、显示面板

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5298461B2 (ja) * 2007-05-29 2013-09-25 セイコーエプソン株式会社 液晶装置及び電子機器
TWI328283B (en) * 2008-05-16 2010-08-01 Au Optronics Corp Manufacturing method of thin film transistor array substrate and liquid crystal display panel
CN104538399B (zh) * 2014-10-31 2017-10-03 厦门天马微电子有限公司 一种ltps阵列基板及其制造方法
US10473965B2 (en) 2017-08-30 2019-11-12 Wuhan China Star Optoelectronics Technology Co., Ltd Array substrate and its manufacturing method and display panel

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104617102A (zh) * 2014-12-31 2015-05-13 深圳市华星光电技术有限公司 阵列基板及阵列基板制造方法
CN105702623A (zh) * 2016-02-02 2016-06-22 武汉华星光电技术有限公司 Tft阵列基板的制作方法
CN105552027A (zh) * 2016-02-14 2016-05-04 武汉华星光电技术有限公司 阵列基板的制作方法及阵列基板
CN106847743A (zh) * 2017-02-07 2017-06-13 武汉华星光电技术有限公司 Tft基板及其制作方法
CN107479284A (zh) * 2017-08-30 2017-12-15 武汉华星光电技术有限公司 一种阵列基板及其制作方法、显示面板

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110634804A (zh) * 2019-08-09 2019-12-31 武汉华星光电技术有限公司 一种阵列基板及其制备方法、触控显示面板
CN110854139A (zh) * 2019-11-26 2020-02-28 武汉华星光电技术有限公司 一种tft阵列基板、其制备方法及其显示面板
CN111613578A (zh) * 2020-06-08 2020-09-01 武汉华星光电技术有限公司 低温多晶硅阵列基板的制备方法、阵列基板、显示面板
CN114156288A (zh) * 2021-11-30 2022-03-08 武汉华星光电技术有限公司 阵列基板及显示面板

Also Published As

Publication number Publication date
US20210225891A1 (en) 2021-07-22
WO2019205334A1 (zh) 2019-10-31
CN108649036B (zh) 2021-02-02
US11152490B2 (en) 2021-10-19

Similar Documents

Publication Publication Date Title
CN108649036A (zh) 一种阵列基板及其制作方法
CN105097675B (zh) 阵列基板及其制备方法
US11139316B2 (en) LTPS array substrate and method for manufacturing same
CN104914640A (zh) 一种阵列基板及其制作方法、显示面板、显示装置
CN108695342A (zh) 阵列基板的制作方法、阵列基板及液晶显示面板
CN106024813B (zh) 一种低温多晶硅tft阵列基板的制作方法及相应装置
WO2015184654A1 (zh) 一种基于hsd结构的tft-lcd显示面板及制作方法
CN103035652B (zh) 边缘电场切换型液晶显示板的阵列基底以及其制造方法
CN105810691B (zh) 像素结构与其制造方法
CN108682653A (zh) 阵列基板及其制作方法
CN105374749B (zh) 一种薄膜晶体管及其制造方法
CN103474433A (zh) 一种薄膜晶体管阵列基板及其制作方法
CN109742158A (zh) 低温多晶硅薄膜晶体管、阵列基板及制备方法、显示装置
CN108598091A (zh) 一种阵列基板及其制作方法
CN107039351A (zh) Tft基板的制作方法及tft基板
CN107275341A (zh) 一种阵列基板及其制造方法
WO2014176876A1 (zh) 显示面板及其制作方法、液晶显示器
CN108538861A (zh) 阵列基板及其制造方法、显示面板
CN111312731A (zh) 一种阵列基板及其制备方法、显示面板
CN105097826A (zh) Goa单元及其制作方法、显示基板、显示装置
CN105137645A (zh) 一种彩膜阵列基板及其制造方法、显示装置
CN101692439A (zh) 薄膜晶体管数组基板的制作方法
CN106024845B (zh) 一种有机发光二极管显示器及其制作方法
CN103941448B (zh) 一种薄膜晶体管阵列基板及其制备方法、液晶显示器
WO2021031393A1 (zh) 阵列基板的制备方法及阵列基板

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant