CN107958901B - 模压智能电源模块 - Google Patents
模压智能电源模块 Download PDFInfo
- Publication number
- CN107958901B CN107958901B CN201710248384.2A CN201710248384A CN107958901B CN 107958901 B CN107958901 B CN 107958901B CN 201710248384 A CN201710248384 A CN 201710248384A CN 107958901 B CN107958901 B CN 107958901B
- Authority
- CN
- China
- Prior art keywords
- power module
- transistor
- driving
- chip pad
- pins
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/003—Constructional details, e.g. physical layout, assembly, wiring or busbar connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02K—DYNAMO-ELECTRIC MACHINES
- H02K11/00—Structural association of dynamo-electric machines with electric components or with devices for shielding, monitoring or protection
- H02K11/30—Structural association with control circuits or drive circuits
- H02K11/33—Drive circuits, e.g. power electronics
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
- H01L2224/48096—Kinked the kinked part being in proximity to the bonding area on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Abstract
一种智能电源模块具有第一、第二、第三和第四芯片焊盘,第一、第二、第三、第四、第五和第六晶体管,连接杆、低压IC、高压IC、第一、第二和第三升压二极管、多个引脚和一个模压封装。第一晶体管连接到第一芯片焊盘上。第二晶体管连接到第二芯片焊盘上。第三晶体管连接到第三芯片焊盘上。第四、第五和第六晶体管连接到第四芯片焊盘上。低压和高压IC连接到连接杆。模压封装包围着第一、第二、第三和第四芯片焊盘,第一、第二、第三、第四、第五和第六晶体管,连接杆、低压IC、高压IC、第一、第二和第三升压二极管。本发明与现有的智能电源模块相比,具有减小顶表面积以及引脚数量的优点。
Description
技术领域
本发明主要涉及一种用于驱动电动机的模压智能电源模块(IPM)。更确切地说,本发明是关于一种模压IPM,与传统的IPM相比,减小了顶表面积,并且减少了引脚数量。
背景技术
传统的IPM使用绝缘金属衬底(IMS)。IMS通常由两个铜层嵌制而成。在本说明书中,在一个过模压型IPM中使用引线框和芯片焊盘,简化了制备工艺,降低了制备成本。用于驱动发动机的传统IPM具有三个驱动集成电路(IC)。在本说明书中,IPM具有一个低压IC和一个高压IC。
通过优化布局,获得了紧凑的封装尺寸。优化布局使用两个驱动IC,代替三个驱动IC,沿邻近的芯片焊盘引入等角的弯曲边。通过将两个驱动IC连接在同一个拉杆上,并通过接合引线将三个升压二极管连接到电源引脚上的选定引脚上,来实现减少引脚数量的目的。
发明内容
本发明的目的是提供一种用于驱动电动机的模压智能电源模块,本发明提出了一种具有第一、第二、第三和第四芯片焊盘的IPM,第一、第二、第三、第四、第五和第六金属-氧化物-半导体场效应晶体管(MOSFET),连接杆、低压IC、高压IC、第二和第三升压二极管、多个引脚以及一个模压封装。第一MOSFET连接到第一芯片焊盘。第二MOSFET连接到第二芯片焊盘。第三MOSFET连接到第三芯片焊盘。第四、第五和第六MOSFET连接到第四芯片焊盘。低压和高压IC连接到连接杆。模压封装密封了第一、第二和第三和第四芯片焊盘、第一、第二、第三、第四、第五和第六MOSFET、连接杆、低压和高压IC以及第一、第二和第三升压二极管。
至少四个通孔沿沟槽分布,隔开连接杆以及第一、第二、第三和第四芯片焊盘。这四个通孔分布在连接杆的底部边缘中间部分和第一、第二、第三和第四芯片焊盘的顶部边缘之间。通孔有助于减少湿气的形成。配置至少四个通孔,以便在模压过程中接收至少四个支持引脚。
为了实现以上目的,本发明通过以下技术方案实现:
一种用于驱动发动机的模压智能电源模块,包含:一个第一、第二、第三和第四芯片焊盘;一个第一晶体管连接到第一芯片焊盘上;一个第二晶体管连接到第二芯片焊盘上;一个第三晶体管连接到第三芯片焊盘上;第五和第六晶体管连接到第四芯片焊盘上;连接杆具有第一端、第二端和中间范围延伸物;一个低压集成电路连接到连接杆;低压集成电路电连接到第一、第二和第三晶体管;一个高压集成电路连接到连接杆;高压集成电路电连接到第四、第五和第六晶体管;第二和第三升压二极管;多个引脚以及模压封装包围着第一、第二、第三和第四芯片焊盘,第一、第二、第三、第四、第五和第六晶体管,连接杆、低压集成电路、高压集成电路和第一、第二和第三升压二极管;其中多个引脚部分嵌入在模压封装中。
优选地,所述模压封装在连接杆的第一端附近设有第一缺口,以及在连接杆的第二端附近设有第二缺口。
优选地,在第一、第二和第三升压二极管附近,所述模压封装具有绝缘缺口。
优选地,所述连接杆的中间范围延伸物机械并电连接到接地引脚。
优选地,其中第一、第二、第三和第四芯片焊盘的顶部边缘是共面的;其中连接杆的底部边缘的中间部分平行于第一、第二、第三和第四芯片焊盘的顶部边缘;其中至少四个通孔在连接杆底部边缘的中间部分和第一、第二、第三、第四芯片焊盘的顶部边缘之间,并且所述至少四个通孔沿长轴方向对齐。
优选地,其中配置至少四个通孔,以便在模压过程中,接收四个支撑引脚。
优选地,其中低压集成电路通过多个接合引线,电连接到第一、第二和第三晶体管。
优选地,其中高压集成电路通过多个接合引线,电连接到第四、第五和第六晶体管。
优选地,其中第一接合引线将第一升压二极管连接到多个引脚的一个邻近引脚上;
第二接合引线将第二升压二极管连接到第一升压二极管;
第三接合引线将第三升压二极管连接到第二升压二极管。
优选地,所述邻近引脚机械并电连接到电源Vcc引脚。
优选地,其中多个引脚的至少两个所选引脚具有长方形缺口,以便用作引线挡梢。
优选地,其中第三芯片焊盘的第一曲边和第四焊盘的第二曲边具有相同的曲率中心,且所述第一曲边的曲率半径大于第二曲边的曲率半径。
优选地,所述模压智能电源模块进一步设有第一连接构件,其将第一芯片焊盘连接到多个引脚的第一引脚;第二连接构件,其将第二芯片焊盘连接到多个引脚的第二引脚;第三连接构件,其将第三芯片焊盘连接到多个引脚的第三引脚;并且所述第一、第二和第三连接构件具有相同的宽度。
优选地,所述低压集成电路和高压集成电路直接连接到连接杆,并且其中所述模压智能电源模块不包括直接连接到连接杆上的另一个集成电路。
优选地,其中第一晶体管为第一个金属-氧化物-半导体场效应晶体管;第二晶体管为第二个金属-氧化物-半导体场效应晶体管;第三晶体管为第三个金属-氧化物-半导体场效应晶体管;第四晶体管为第四个金属-氧化物-半导体场效应晶体管;第五晶体管为第五个金属-氧化物-半导体场效应晶体管;第六晶体管为第六个金属-氧化物-半导体场效应晶体管。
本发明与现有技术相比具有以下优点:
本发明通过优化布局,使用两个驱动IC,代替三个驱动IC,沿邻近的芯片焊盘引入等角的弯曲边,且将两个驱动IC连接在同一个拉杆上,并将三个升压二极管连接到电源引脚上的选定引线上,具有紧凑的封装尺寸,减少顶表面积与引脚数量的优点。
本发明的连接构件的宽度比现有技术的连接构件的宽度宽。较宽的连接构件可以提供较强的机械支撑,通过降低电阻和增强热耗散,提高电流性能。
附图说明
图1表示在本发明的示例中,用于驱动发动机的智能电源模块的电路图;
图2表示在本发明的示例中,驱动发动机的智能电源模块的透视图;
图3表示在本发明的示例中,驱动发动机的智能电源模块(带有图中没有表示出的模压封装)的仰视图;
图4A表示驱动发动机的智能电源模块的俯视图;
图4B表示驱动发动机的智能电源模块垂直于AA平面的剖面图;
图4C表示驱动发动机的智能电源模块的侧视图。
具体实施方式
以下结合附图,通过详细说明一个较佳的具体实施例,对本发明做进一步阐述。
图1表示在本发明的示例中,用于驱动发动机IPM的电路图100。低压集成电路(IC)120控制第一晶体管142、第二晶体管144和第三晶体管146。高压IC122控制第四晶体管152、第五晶体管154和第六晶体管156。在本发明的示例中,晶体管为金属-氧化物-半导体场效应晶体管。
图2表示在本发明的示例中,IPM 200的透视图。IPM 200的顶面积202最多有500平方毫米。传统的IPM顶面积约为750平方毫米。
图3表示在本发明的示例中,IPM(带有图中没有表示出的模压封装)的仰视图。IPM300具有第一芯片焊盘302A、第二芯片焊盘302B、第三芯片焊盘302C、第四芯片焊盘302D、第一晶体管342、第二晶体管344、第三晶体管346、第四晶体管352、第五晶体管354、第六晶体管356、连接杆310、低压IC320、高压IC 322、第一升压二极管372、第二升压二极管374、第三升压二极管376、多个引脚380以及图4A所示的模压封装。
第一芯片焊盘302A、第二芯片焊盘302B、第三芯片焊盘302C和第四芯片焊盘302D相互隔开,一个接一个地按照每个芯片焊盘的一个边缘基本呈一条直线的顺序排列。第一晶体管342连接到第一芯片焊盘302A。第二晶体管344连接到第二芯片焊盘302B。第三晶体管346连接到第三芯片焊盘302C。第四晶体管352、第五晶体管354和第六晶体管356连接到第四芯片焊盘302D。
连接杆310沿芯片焊盘的对准边缘延伸。连接杆310的第一端312在第一芯片焊盘302A的外边缘上方延伸。连接杆310的第二端314在第四芯片焊盘302D的外边缘上方延伸。在本发明的示例中,连接杆310还包括一个中间范围的延伸物316,在第一端312和第二端314之间。连接杆310的中间范围延伸物316机械连接到接地引脚,并电连接起来。中间范围延伸物316在垂直于芯片焊盘的对准边的水平方向(Y-方向)延伸。低压IC 320连接到连接杆310的第一延伸区,在第一端312和第二芯片焊盘302B附近的中间范围延伸物316之间。在本发明的示例中,通过接合引线306,低压IC 320电连接到第一晶体管342、第二晶体管344和第三晶体管346。高压IC 322连接到连接杆310的第二延伸区,在第二端314和第四芯片焊盘302D附近的中间范围延伸物316之间。在本发明的示例中,通过接合引线308,高压IC 322电连接到第四晶体管352、第五晶体管354和第六晶体管356。
在本发明的示例中,图4A所示的模压封装密封了第一芯片焊盘302A、第二芯片焊盘302B、第三芯片焊盘302C、第四芯片焊盘302D、第一晶体管342、第二晶体管344、第三晶体管346、第四晶体管352、第五晶体管354、第六晶体管356、连接杆310、低压IC 320、高压IC322、第一升压二极管372、第二升压二极管374、第三升压二极管376。在本发明的示例中,多个引脚380部分嵌入到图4A所示的模压封装中。在本发明的示例中,第一端312的底面和连接杆310的第二端314,从模压封装498的边缘面裸露出来。
在本发明的示例中,第一芯片焊盘302A的顶部边缘362、364、366和368、第二芯片焊盘302B、第三芯片焊盘302C和第四芯片焊盘302D对齐。连接杆310的底部边缘的中间部分318平行于顶部边缘362、364、366和368。图4A所示的至少四个通孔488A、488B、488C和488D在连接杆310的底部边缘的中间部分318和第一芯片焊盘302A、第二芯片焊盘302B、第三芯片焊盘302C和第四芯片焊盘302D的顶部边缘362、364、366和368之间。图4A所示的至少四个通孔488A、488B、488C和488D沿长轴方向(X-方向)对齐。配置图4A所示的至少四个通孔488A、488B、488C和488D在模压过程中,接收至少四个支撑引脚。
在本发明的示例中,第一接合引线304A将第一升压二极管372连接到多个引脚380的邻近引脚388上。第二接合引线304B将第二升压二极管374连接到第一升压二极管372。第三接合引线304C将第三升压二极管376连接到第二升压二极管374。在本发明的示例中,多个引脚380的邻近引脚388为电源(Vcc)引脚。
在本发明的示例中,第三芯片焊盘302C的第一曲边334和第四芯片焊盘302D的第二曲边336,具有相同的曲率中心332。第一曲边334的曲率半径大于第二曲边336的曲率半径。
第一连接构件392将第一芯片焊盘302A连接到多个引脚380的第一引脚382上。第二连接构件394将第二芯片焊盘302B连接到多个引脚380的第二引脚384上。第三连接构件396将第三芯片焊盘302C连接到多个引脚380的第三引脚386上。第一连接构件392、第二连接构件394和第三连接构件396具有相同的宽度。在本发明的示例中,相同的宽度至少为1.2毫米。传统的连接构件的宽度在0.7毫米至0.8毫米范围内。较宽的连接构件可以提供较强的机械支撑,通过降低电阻和增强热耗散,提高电流性能。
在本发明的示例中,多个引脚380的引脚总数最多23个。传统IPM的引脚总数至少是26个。
在本发明的示例中,图4A为IPM 400的俯视图,图4B为垂直于AA平面的剖面图,图4C为侧视图。通孔488A、488B、488C和488D有助于减少湿气的形成。
在本发明的示例中,模压封装498在连接杆310的第一端312附近,具有第一缺口452,在连接杆310的第二端314附近具有第二缺口454。第一和第二缺口452和454用于螺钉安装。在本发明的示例中,第一和第二缺口452和454为半圆形。
在本发明的示例中,模压封装498具有绝缘缺口478A、478B和478C,在第一升压二极管372、第二升压二极管374和第三升压二极管376附近。
在本发明的示例中,图3所示的多个引脚380中至少两个所选引脚468具有长方形缺口,以用于引线挡梢。
本领域的技术人员将理解所述实施例可能存在修正。例如,具有长方形缺口的所选引线468的总数可以变化。本领域的技术人员可能还有其他修正,这些修正都被视为属于本发明的范围内,由权利要求书限定。
Claims (14)
1.一种用于驱动发动机的智能电源模块,其特征在于,包含:
一个第一、第二、第三和第四芯片焊盘;
一个第一晶体管连接到第一芯片焊盘上;
一个第二晶体管连接到第二芯片焊盘上;
一个第三晶体管连接到第三芯片焊盘上;
第四、第五和第六晶体管连接到第四芯片焊盘上;
连接杆具有第一端、第二端和中间范围延伸物;
一个低压集成电路连接到连接杆;低压集成电路电连接到第一、第二和第三晶体管;
一个高压集成电路连接到连接杆;高压集成电路电连接到第四、第五和第六晶体管;
第一、第二和第三升压二极管;
多个引脚以及模压封装包围着第一、第二、第三和第四芯片焊盘,第一、第二、第三、第四、第五和第六晶体管,连接杆、低压集成电路、高压集成电路和第一、第二和第三升压二极管;
其中多个引脚部分嵌入在模压封装中;
所述连接杆的第一端的底面和连接杆的第二端,从所述模压封装的边缘面裸露出来;
所述模压智能电源模块进一步设有第一连接构件,其将第一芯片焊盘连接到多个引脚的第一引脚;
第二连接构件,其将第二芯片焊盘连接到多个引脚的第二引脚;
第三连接构件,其将第三芯片焊盘连接到多个引脚的第三引脚;并且
所述第一、第二和第三连接构件具有相同的宽度。
2.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,所述模压封装在连接杆的第一端附近设有第一缺口,以及在连接杆的第二端附近设有第二缺口。
3.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,在第一、第二和第三升压二极管附近,所述模压封装具有绝缘缺口。
4.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,所述连接杆的中间范围延伸物机械并电连接到接地引脚。
5.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,其中第一、第二、第三和第四芯片焊盘的顶部边缘是共面的;
其中连接杆的底部边缘的中间部分平行于第一、第二、第三和第四芯片焊盘的顶部边缘;
其中至少四个通孔在连接杆底部边缘的中间部分和第一、第二、第三、第四芯片焊盘的顶部边缘之间,并且所述至少四个通孔沿长轴方向对齐。
6.如权利要求5所述一种用于驱动发动机的智能电源模块,其特征在于,其中配置至少四个通孔,以便在模压过程中,接收四个支撑引脚。
7.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,其中低压集成电路通过多个接合引线,电连接到第一、第二和第三晶体管。
8.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,其中高压集成电路通过多个接合引线,电连接到第四、第五和第六晶体管。
9.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,其中第一接合引线将第一升压二极管连接到多个引脚的一个邻近引脚上;
第二接合引线将第二升压二极管连接到第一升压二极管;
第三接合引线将第三升压二极管连接到第二升压二极管。
10.如权利要求9所述一种用于驱动发动机的智能电源模块,其特征在于,所述邻近引脚机械并电连接到电源Vcc引脚。
11.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,其中多个引脚的至少两个所选引脚具有长方形缺口,以便用作引线挡梢。
12.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,其中第三芯片焊盘的第一曲边和第四焊盘的第二曲边具有相同的曲率中心,且所述第一曲边的曲率半径大于第二曲边的曲率半径。
13.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,所述低压集成电路和高压集成电路直接连接到连接杆。
14.如权利要求1所述一种用于驱动发动机的智能电源模块,其特征在于,其中第一晶体管为第一个金属-氧化物-半导体场效应晶体管;
第二晶体管为第二个金属-氧化物-半导体场效应晶体管;
第三晶体管为第三个金属-氧化物-半导体场效应晶体管;
第四晶体管为第四个金属-氧化物-半导体场效应晶体管;
第五晶体管为第五个金属-氧化物-半导体场效应晶体管;
第六晶体管为第六个金属-氧化物-半导体场效应晶体管。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/294,766 US9704789B1 (en) | 2016-10-16 | 2016-10-16 | Molded intelligent power module |
US15/294,766 | 2016-10-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107958901A CN107958901A (zh) | 2018-04-24 |
CN107958901B true CN107958901B (zh) | 2020-07-31 |
Family
ID=59257175
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710248384.2A Active CN107958901B (zh) | 2016-10-16 | 2017-04-17 | 模压智能电源模块 |
Country Status (4)
Country | Link |
---|---|
US (2) | US9704789B1 (zh) |
KR (1) | KR102379289B1 (zh) |
CN (1) | CN107958901B (zh) |
TW (1) | TWI696253B (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109473414B (zh) * | 2017-09-08 | 2022-11-11 | 万国半导体(开曼)股份有限公司 | 模制智能功率模块及其制造方法 |
US10714418B2 (en) * | 2018-03-26 | 2020-07-14 | Texas Instruments Incorporated | Electronic device having inverted lead pins |
CN110829835B (zh) * | 2018-08-14 | 2022-02-25 | 万国半导体(开曼)股份有限公司 | 用于降压衍生开关模式电源的三象限电桥 |
CN110880496B (zh) * | 2018-09-05 | 2023-10-31 | 万国半导体(开曼)股份有限公司 | 电机用模制智能电源模块 |
CN112910320A (zh) * | 2019-12-04 | 2021-06-04 | 广东美的白色家电技术创新中心有限公司 | 高压集成电路、智能功率模块及驱动控制方法 |
US11183436B2 (en) * | 2020-01-17 | 2021-11-23 | Allegro Microsystems, Llc | Power module package and packaging techniques |
US11150273B2 (en) | 2020-01-17 | 2021-10-19 | Allegro Microsystems, Llc | Current sensor integrated circuits |
CN117673067B (zh) * | 2023-11-30 | 2024-05-03 | 海信家电集团股份有限公司 | 智能功率模块和电子设备 |
CN117673065B (zh) * | 2023-11-30 | 2024-05-03 | 海信家电集团股份有限公司 | 智能功率模块和电子设备 |
CN117673064B (zh) * | 2023-11-30 | 2024-05-03 | 海信家电集团股份有限公司 | 智能功率模块和电子设备 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USD505400S1 (en) * | 2004-03-26 | 2005-05-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JP2014090006A (ja) * | 2012-10-29 | 2014-05-15 | Mitsubishi Electric Corp | パワーモジュール |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4450530B2 (ja) * | 2001-07-03 | 2010-04-14 | 三菱電機株式会社 | インバータモジュール |
US20030107120A1 (en) | 2001-12-11 | 2003-06-12 | International Rectifier Corporation | Intelligent motor drive module with injection molded package |
WO2007005864A1 (en) * | 2005-07-01 | 2007-01-11 | King Owyang | Complete power management system implemented in a single surface mount package |
KR101321361B1 (ko) | 2005-09-05 | 2013-10-22 | 페어차일드코리아반도체 주식회사 | 모터구동용 인버터 모듈 및 이를 구비한 모터구동장치와인버터 집적회로 패키지 |
KR101555301B1 (ko) * | 2014-05-13 | 2015-09-23 | 페어차일드코리아반도체 주식회사 | 반도체 패키지 |
JP2015220429A (ja) * | 2014-05-21 | 2015-12-07 | ローム株式会社 | 半導体装置 |
-
2016
- 2016-10-16 US US15/294,766 patent/US9704789B1/en active Active
-
2017
- 2017-03-28 KR KR1020170039073A patent/KR102379289B1/ko active IP Right Grant
- 2017-04-17 CN CN201710248384.2A patent/CN107958901B/zh active Active
- 2017-05-19 US US15/600,698 patent/US9881856B1/en active Active
- 2017-07-07 TW TW106122936A patent/TWI696253B/zh active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USD505400S1 (en) * | 2004-03-26 | 2005-05-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JP2014090006A (ja) * | 2012-10-29 | 2014-05-15 | Mitsubishi Electric Corp | パワーモジュール |
Also Published As
Publication number | Publication date |
---|---|
CN107958901A (zh) | 2018-04-24 |
US9881856B1 (en) | 2018-01-30 |
TWI696253B (zh) | 2020-06-11 |
TW201816973A (zh) | 2018-05-01 |
US9704789B1 (en) | 2017-07-11 |
KR20180042102A (ko) | 2018-04-25 |
KR102379289B1 (ko) | 2022-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107958901B (zh) | 模压智能电源模块 | |
US7227198B2 (en) | Half-bridge package | |
US8629467B2 (en) | Semiconductor device | |
US9391006B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
JP5163055B2 (ja) | 電力半導体モジュール | |
US10332869B2 (en) | Method for manufacturing power module | |
US7274092B2 (en) | Semiconductor component and method of assembling the same | |
US10600727B2 (en) | Molded intelligent power module for motors | |
KR102316184B1 (ko) | 전자 장치 | |
US9230891B2 (en) | Semiconductor device | |
US10319671B2 (en) | Semiconductor package with leadframe | |
CN102412211B (zh) | 电子器件 | |
US10177080B2 (en) | Molded intelligent power module | |
CN103972184B (zh) | 芯片布置和芯片封装 | |
JP2012182250A (ja) | 半導体装置 | |
CN112530918A (zh) | 具有集成电感器,电阻器和电容器的功率半导体封装 | |
JP5407674B2 (ja) | 半導体装置 | |
US20090045493A1 (en) | Semiconductor component and method of producing | |
CN110880496B (zh) | 电机用模制智能电源模块 | |
US10141249B2 (en) | Molded intelligent power module and method of making the same | |
US20240063150A1 (en) | Semiconductor device | |
JP5145596B2 (ja) | 半導体装置 | |
JP2023100406A (ja) | 半導体装置 | |
CN116013889A (zh) | 半导体壳体和制造半导体壳体的方法 | |
CN116779576A (zh) | 一种半导体组件及半导体器件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |