CN107732329A - 电池保护装置 - Google Patents
电池保护装置 Download PDFInfo
- Publication number
- CN107732329A CN107732329A CN201710686255.1A CN201710686255A CN107732329A CN 107732329 A CN107732329 A CN 107732329A CN 201710686255 A CN201710686255 A CN 201710686255A CN 107732329 A CN107732329 A CN 107732329A
- Authority
- CN
- China
- Prior art keywords
- chip
- terminal
- charge
- discharge control
- protecting apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
- H01M10/425—Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
- H02J7/0031—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits using battery or load disconnect circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/49—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/05—Accumulators with non-aqueous electrolyte
- H01M10/052—Li-accumulators
- H01M10/0525—Rocking-chair batteries, i.e. batteries with lithium insertion or intercalation in both electrodes; Lithium-ion batteries
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
- H01M10/44—Methods for charging or discharging
- H01M10/448—End of discharge regulating measures
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
- H02H7/18—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for batteries; for accumulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
- H02J7/00302—Overcharge protection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
- H02J7/00304—Overcurrent protection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
- H02J7/00306—Overdischarge protection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0042—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries characterised by the mechanical construction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1401—Structure
- H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92225—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
- H01M10/425—Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
- H01M2010/4271—Battery management systems including electronic circuits, e.g. control of current or voltage to keep battery in healthy state, cell balancing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/10—Energy storage using batteries
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
- Secondary Cells (AREA)
- Battery Mounting, Suspending (AREA)
- Tests Of Electric Status Of Batteries (AREA)
- Protection Of Static Devices (AREA)
- Connection Of Batteries Or Terminals (AREA)
Abstract
本发明提供一种电池保护装置,有助于小型化以及导通电阻的降低。其具备:充放电控制芯片,其包括连接到二次电池的充电控制FET和放电控制FET;保护芯片,其根据二次电池的两端电压控制充电控制FET和放电控制FET来防止二次电池的过充电、过放电以及过电流;引线框架,其具有多个外部端子的连接面和与连接面导通的另一面,引线框架的另一面和形成于充放电控制芯片的表面的充电控制FET以及放电控制FET的端子经由导电材料进行电连接,保护芯片以该保护芯片的背面相向的方式经由绝缘部件被安装在充放电控制芯片的背面,保护芯片的端子和引线框架的另一面通过接合线进行电连接,充放电控制芯片和所述保护芯片被树脂覆盖。
Description
技术领域
本发明涉及二次电池的电池保护装置。
背景技术
以往,已知在具有锂离子电池等二次电池的电池组中设置有用于保护电池免于过充电、过放电以及过电流的半导体装置。
在该半导体装置中,已知在1个封装中内置具有MOS(Metal-Oxide-Semiconductor:金属氧化物半导体)开关的充放电控制用芯片和具有MOS开关的控制电路的监控用芯片来进行小型化的技术。另外,在该半导体装置中,已知充放电控制用芯片通过多条接合线与电极相连(专利文献1)。
在上述现有技术中,接合线的相应电阻被加到充放电控制用芯片的电阻上,因此是不利于降低导通电阻的构造。在该构造中,为了降低导通电阻,需要以增加引线接合的条数,分散电阻的方式进行引线接合。
然而,为了增加引线接合的条数,还需要增大封装侧的端子尺寸,无法对小型化作出贡献。另外,还考虑增大充放电控制用芯片的尺寸的方法,但是这种情况下封装尺寸也会变大。
专利文献1:日本特开2010-127805号公报
发明内容
公开的技术的目的在于提供一种可以有助于小型化以及导通电阻的降低的电池保护装置。
公开的技术是用于防止二次电池220中的过充电、过放电以及过电流的被形成为一个封装的电池保护装置100,其具备:充放电控制芯片120,其包括与所述二次电池220连接的充电控制FET124和放电控制FET123;保护芯片130,其根据所述二次电池220的两端电压控制所述充电控制FET124和所述放电控制FET123来防止所述二次电池220的过充电、过放电以及过电流;以及引线框架110,其具有多个外部端子的连接面114和与所述连接面114导通的另一面113,所述引线框架110的所述另一面113与形成于所述充放电控制芯片120的表面121的所述充电控制FET124以及所述放电控制FET123的端子经由导电材料111进行电连接,所述保护芯片130以该保护芯片130的背面132相向的方式经由绝缘性部件被安装在所述充放电控制芯片120的背面122,所述保护芯片130的端子T1~T6和所述引线框架110的所述另一面113通过接合线140进行电连接,所述充放电控制芯片120和所述保护芯片130被树脂150覆盖。
有助于小型化以及导通电阻的降低。
附图说明
图1(A)、图1(B)是说明本实施方式的电池保护装置的图。
图2是说明本实施方式的电池保护装置的制造工序的图。
图3是说明搭载了本实施方式的电池保护装置的电池组的一个例子的图。
图4是表示安装了本实施方式的电池保护装置的布线基板的等价电路的图。
图5(A)、图5(B)是对从B-端子到P-端子之间的布线宽度进行说明的图。
图6(A)、图6(B)是表示与本实施方式的比较例的图。
符号说明
100电池保护装置;101外部端子面;110引线框架;111导电材料;112绝缘性粘接材料;113涂布面;114连接面;120充放电控制用芯片;121、131表面;122、132背面;130保护用芯片;140接合线;150树脂。
具体实施方式
以下参照附图对实施方式进行说明。图1(A)、图1(B)是说明本实施方式的电池保护装置的图。图1(A)是本实施方式的电池保护装置的俯视透视图,图1(B)是图1(A)中的A-A截面图。
本实施方式的电池保护装置100具有引线框架110、充放电控制用芯片120、保护用芯片130、接合线140以及树脂150。通过树脂150来密封引线框架110、充放电控制用芯片120、保护用芯片130以及接合线140。
本实施方式的电池保护装置100例如与锂离子电池等二次电池相连。充放电控制用芯片120包括充电控制FET(Field Effect Transistor场效应晶体管)和放电控制FET,根据来自保护用芯片130的控制信号,控制二次电池与负载或供电电源的断开/连接。
保护用芯片130监控二次电池的两端电压等,并对充放电控制用芯片120输出控制二次电池与负载或供电电源(充电器)的断开/连接的控制信号。
本实施方式的引线框架110具有电极端子DOUT、COUT、V-、VDD、VSS、VPP、G1、G2、S1、S2。这些电极端子成为电池保护装置100的外部端子。各电极端子的细节会在后面进行描述。另外,在本实施方式中,在引线框架110中,将与涂布有导电材料111的涂布面113相对的面114称为外部端子的连接面114。
本实施方式的充放电控制用芯片120被芯片焊接(die bonding)在导电材料111上,该导电材料111被涂布在引线框架110的涂布面113上。换言之,充放电控制用芯片120被配置在涂布在电极端子G1、G2、S1、S2上的导电材料111上。
此时,以形成有电极(端子)的表面121与引线框架110的涂布面113相对的方式,对充放电控制用芯片120进行芯片焊接。因此,在本实施方式中,充放电控制用芯片120的电极(端子)经由导电材料111与引线框架110形成的电极端子G1、G2、S1、S2进行电连接。换言之,本实施方式的充放电控制用芯片120的端子与引线框架110所具有的外部端子的连接面114进行电连接。
本实施方式的保护用芯片130在充放电控制用芯片120中,被配置在涂布在未形成电极的背面122的绝缘性粘接剂112上。此时,保护用芯片130被配置为:未形成电极的背面132与作为绝缘性部件的绝缘性粘接剂112粘接。
在保护用芯片130中,形成有电极(端子)的表面131通过接合线140与引线框架110的涂布面113相连。更具体而言,形成于保护用芯片130的表面的电极(端子)T1~T6通过接合线140在引线框架110的涂布面113中分别与电极端子DOUT、COUT、V-、VDD、VSS、VPP相连。进一步,换言之,本实施方式的保护用芯片130的端子与引线框架110所具有的外部端子的连接面114进行电连接。
如上所述,在本实施方式的电池保护装置100中,不需要连接充放电控制用芯片120和引线框架110的接合线,削减了接合线相应的电阻,因此有助于导通电阻的降低。另外,在本实施方式中,不需要接合线,相应地有助于封装的小型化。
另外,在本实施方式中,充放电控制用芯片120所具有的电极(端子)和保护用芯片130的电极(端子)分别与形成于引线框架110的电极端子相连,并互不相连。
具体而言,充放电控制用芯片120所具有的电极(端子)与电极端子G1、G2、S1、S2相连。另外,保护用芯片130所具有的端子T1~T6与电极端子DOUT、COUT、V-、VDD、VSS、VPP相连。由此,在本实施方式的电池保护装置100中,不存在与充放电控制用芯片120和保护用芯片130双方都相连的外部端子。
也就是说,在本实施方式的电池保护装置100中,在封装内,充放电控制用芯片120和保护用芯片130被分离,各自通过独立的输入信号来进行动作,并可以从各自获得与输入相对应的独立的输出信号。
因此,根据本实施方式,在进行电池保护装置100的动作测试等时,可以使充放电控制用芯片120和保护用芯片130分别独立地动作,可以容易地进行动作测试。进一步,根据本实施方式,例如当电池保护装置100的动作中存在不良等时,可以分别从充放电控制用芯片120和保护用芯片130取得独立的输出信号,因此可以使故障、不良的原因的分析变得容易。
另外,在本实施方式中,设由引线框架110形成的电极端子的布局被形成为:相对于电池保护装置100的外部端子面101的中心点O为点对称。另外,在本实施方式中,设充放电控制用芯片120也被配置成相对于中心点O为点对称。
另外,在本实施方式中,由引线框架110形成的电极端子的布局被设为在外部端子面101中,电极端子G1与电极端子DOUT、电极端子G2与电极端子COUT分别相邻。
此外,本实施方式的外部端子面101是指在电池保护装置100中由引线框架110形成的电极端子所露出的面。针对基于本实施方式的电极端子的布局的效果,会在后面进行描述。
接下来,参照图2针对本实施方式的电池保护装置100的制造工序进行说明。图2是说明本实施方式的电池保护装置的制造工序的图。
在工序(A)中,引线框架110形成于未图示的不锈钢基板等上。此外,该不锈钢基板之后被剥离,以使引线框架110形成的电极端子作为电池保护装置100的外部端子而露出。
接下来,在工序(B)中,导电材料111被涂布在引线框架110上。本实施方式的导电材料111例如是焊接膏、银膏等。另外,在本实施方式中,可以将导电材料111作为金凸块、焊接凸块等。
接下来,在工序(C)中,充放电控制用芯片120通过倒装芯片接合被安装在导电材料111上。此时,充放电控制用芯片120被安装成表面121与引线框架110的涂布面113相向。因此,形成于充放电控制用芯片120的表面121的电极经由导电材料111与引线框架110电连接。
接下来,在工序(D)中,在充放电控制用芯片120的背面122涂布了作为绝缘性部件的绝缘性粘接剂112。接下来,在工序(E)中,保护用芯片130被安装在绝缘性粘接剂112上。此时,保护用芯片130被安装为背面132与绝缘性粘接剂112粘接。
接下来,在工序(F)中,形成于保护用芯片130的表面131的电极与引线框架110的涂布面113通过引线接合而连接。具体而言,形成于表面131的端子(电极)T1~T6与电极端子DOUT、COUT、V-、VDD、VSS、VPP的各自通过引线接合而连接。
此外,在本实施方式中,可以通过逆向接合来进行连接形成于表面131的端子与引线框架110的引线接合。在本实施方式中,通过逆向接合进行引线接合,由此可以抑制接合线140的环路的高度,有助于封装的小型化。
接下来,在工序(G)中,使用树脂150来密封充放电控制用芯片120、保护用芯片130以及接合线140。
接下来,参照图3以及图4,针对具有本实施方式的电池保护装置100的电池控制系统进行说明。
图3是说明搭载有本实施方式的电池保护装置的电池组的一例的图。在本实施方式的电池组200中,电池保护装置100被安装在布线基板210上,与二次电池220相连。布线基板210在背面具有P-端子和P+端子,在部件安装面具有B-端子和B+端子(未图示)。二次电池220具有作为负极端子的B-端子和作为正极端子的B+端子。
布线基板210的B+端子与作为二次电池220的正极端子的B+端子相连。布线基板210的B-端子与二次电池220的B-端子相连。
另外,P-端子与负载或供电电源的负极相连,P+端子与负载或供电电源的正极相连。此外,供电电源是指例如充电器等。
图4是表示安装了本实施方式的电池保护装置的布线基板的等价电路的图。
电池组200具有充放电控制用芯片120、保护用芯片130、二次电池220、电阻元件R1、R2以及电容元件C1、C2。
电阻元件R1、R2、电容元件C1、C2出于防止由静电破坏、闩锁或外部噪音所引起的误动作、破坏等的目的,被安装在布线基板210上。
在本实施方式的电池保护装置100中,充放电控制用芯片120具有2个FET(FieldEffect Transistor场效应晶体管)123、124。FET123是控制来自二次电池220的放电/放电停止的放电控制FET。FET124是控制对于二次电池220的充电/充电停止的充电控制FET。
本实施方式的保护用芯片130具有端子T1~T6。端子T1连接到电极端子DOUT,端子T2与电极端子V-相连,端子T3与电极端子VDD相连。端子T4与电极端子VSS相连、端子T5与电极端子VPP相连,端子T6与电极端子COUT相连。
与电极端子DOUT相连的端子T1是输出控制信号的放电控制端子,该控制信号用于控制来自二次电池220的放电。
与电极端子COUT相连的端子T6是输出控制信号的充电控制端子,该控制信号用于控制对于二次电池220的充电。
电极端子V-是与P-端子相连的充电器负极连接端子。电极端子VDD是与B+端子相连的正极连接端子。电极端子VSS是与B-端子相连的负极连接端子。
电极端子S1、VSS、VPP连接到二次电池220的B-端子,电极端子S2连接到充电器的P-端子。电极端子VDD经由电阻元件R1连接到二次电池220或充电器的P+端子。电极端子V-经由电阻元件R2连接到充电器的P-端子。电极端子DOUT连接到电极端子G1,电极端子COUT连接到电极端子G2。
电极端子G1与FET123的栅极端子相连,从保护用芯片130的电极端子DOUT输出的控制信号经由电极端子G1被提供给充放电控制用芯片120的FET123的栅极端子。FET123通过该控制信号来控制接通/断开。
电极端子G2与FET124的栅极端子相连,从保护用芯片130的电极端子COUT输出的控制信号经由电极端子G2被提供给充放电控制用芯片120的FET124的栅极端子。FET124通过该控制信号来控制接通/断开。
另外,电极端子S1与充放电控制用芯片120的FET123的源极端子相连,电极端子S2与充放电控制用芯片120的FET124的源极端子相连。
FET123与FET124的漏极端子在充放电控制用芯片120内共同连接。因此,本实施方式的电池保护装置100在被安装在布线基板等上时,不需要将FET123、124的漏极端子在充放电控制用芯片120的外部进行连接,可以容易地安装。
在电池组200中,在正常的动作中,从二次电池220向负载进行供电,或者在通过充电器对二次电池220进行充电时,由于充放电控制用芯片120处于接通状态,因此从端子B-到端子P-之间流过电流。此时,如果充放电控制用芯片120的导通电阻高,则伴随发热产生电力损失。因此,特别理想的是当从端子B-向端子P-之间流过大电流等时,从端子B-到端子P-之间的电阻小。
在本实施方式的电池保护装置100中,在安装充放电控制用芯片120时,不使用接合线,因此可以去除接合线的相应的电阻。
进一步,在本实施方式的电池保护装置100中,通过倒装芯片接合,导电材料111被涂布在成为FET123、124的源极焊盘的电极端子S1、S2的整个面上。因此,根据本实施方式,可以降低充放电控制用芯片120的导通电阻,并可以抑制由导通电阻所引起的损失。
在这里,针对基于本实施方式的电池保护装置100的外部端子面101中的电极端子的布局的效果进行说明。
在本实施方式中,从B-端子到P-端子之间成为电流路径。换言之,在本实施方式中,电池保护装置100的电极端子S1与电极端子S2之间成为电流路径。因此,从B-端子到P-端子之间,为了抑制由电阻、发热所引起的电力损失,需要尽量增大布线宽度来进行基板设计。
因此,在本实施方式的电池保护装置100中,电极端子在外部端子面101中,形成为相对于外部端子面101的中心点O是点对称的(参照图1(A))。换言之,在本实施方式的电池保护装置100中,充放电控制用芯片120形成为相对于中心点O是点对称的。
在本实施方式中,通过如此布局电极端子,在布线基板210中,可以增大从B-端子到P-端子之间的布线的宽度。
图5(A)、图5(B)是对从B-端子到P-端子之间的布线宽度进行说明的图。图5(A)表示布线基板210的部件安装面(表面),图5(B)表示布线基板210的背面。
在图5(A)、图5(B)的例子中,在布线基板210的部件安装面(表面)211安装有电池保护装置100,形成了B-端子、B+端子。另外,在布线基板210的背面212形成有P-端子、P+端子。
在本实施方式中,电极端子S1与电极端子S2的位置相对于外部端子面101的中心点O为点对称。因此,B-端子与电极端子S1之间不会被其他布线妨碍,可以容易地将连接B-端子和电极端子S1的布线171的宽度增大到在布线基板210中可以取的最大宽度。
B+端子与电极端子S2之间也同样地不会被其他布线妨碍,可以容易地将连接B+端子和电极端子S2的布线172的宽度增大到在布线基板210中可以取的最大宽度。
另外,在本实施方式中,电池保护装置100被配置为布线基板210的长边与外部端子面101的长边大致平行,但是电池保护装置100的配置方法并不限定于此。
本实施方式的电池保护装置100例如即使在以布线基板210的短边与外部端子面101的长边为大致平行的方式被安装在布线基板210上时,电极端子也被点对称地配置,因此可以获得与图5(A)、图5(B)所示的例子同样的效果。
也就是说,B-端子与电极端子S1之间和B+端子与电极端子S2之间,分别不会被其他布线妨碍,可以容易地将连接各自的端子的布线的宽度增大到在布线基板210中可以取的最大宽度。
在本实施方式的电池保护装置100中,电极端子DOUT与电极端子G1、电极端子COUT与电极端子G2还分别被配置为相邻。
从电极端子DOUT输出的控制信号被提供给电极端子G1。另外,从电极端子COUT输出的控制信号被提供给电极端子G2。
因此,在本实施方式中,如上所述,通过将电极端子DOUT与电极端子G1、电极端子COUT与电极端子G2分别配置为相邻,可以简单地、没有浪费地在端子间连接。
图6(A)、图6(B)是表示与本实施方式的比较例的图。图6(A)是比较例的电池保护装置的俯视透视图,图6(B)是图6(A)的侧面透视图。
在图6(A)、图6(B)所示的电池保护装置60中,在涂布在引线框架61上的导电材料62上粘接充放电控制用芯片63。此时,充放电控制用芯片63被配置为:未形成电极的背面631与导电材料62相粘接。
在充放电控制用芯片63中,在形成了电极的表面632涂布有绝缘性粘接剂64,并在其上粘接保护用芯片65。
然后,充放电控制用芯片63的表面632与引线框架61通过接合线66进行连接,保护用芯片65的表面651与引线框架61通过接合线67进行连接。
因此,在图6(A)、图6(B)所示的电池保护装置60中,连接引线框架61与充放电控制用芯片63的接合线66的电阻与充放电控制用芯片63的导通电阻相加,导通电阻增大。
相反地,在应用了本实施方式的电池保护装置100中,不需要连接充放电控制用芯片120和引线框架110的接合线,因此不会增大导通电阻。在本实施方式中,还可以将导电材料111涂布在充放电控制用芯片120的源极焊盘的整个面上来与引线框架110连接,因此可以进一步降低充放电控制用芯片120与引线框架110的连接中的电阻。
以上,根据实施方式进行了本发明的说明,但是本发明并不限定于上述实施方式所示的要件。关于这些方面,可以在不损害本发明的主旨的范围内进行变更,并可以根据其应用方式进行适当的规定。
Claims (5)
1.一种电池保护装置,其是用于防止二次电池中的过充电、过放电以及过电流的被形成为一个封装的电池保护装置,其特征在于,
该电池保护装置具备:
充放电控制芯片,其包括与所述二次电池连接的充电控制FET和放电控制FET;
保护芯片,其根据所述二次电池的两端电压控制所述充电控制FET和所述放电控制FET来防止所述二次电池的过充电、过放电以及过电流;以及
引线框架,其具有多个外部端子的连接面以及与所述连接面导通的另一面,
所述引线框架的所述另一面和形成于所述充放电控制芯片的表面的所述充电控制FET以及所述放电控制FET的端子经由导电材料进行电连接,
所述保护芯片以该保护芯片的背面相向的方式经由绝缘性部件被安装在所述充放电控制芯片的背面,
所述保护芯片的端子和所述引线框架的所述另一面通过接合线进行电连接,
所述充放电控制芯片和所述保护芯片被树脂覆盖。
2.根据权利要求1所述的电池保护装置,其特征在于,
所述充电控制FET和所述放电控制FET在所述充放电控制芯片内将漏极共同连接。
3.根据权利要求2所述的电池保护装置,其特征在于,
相对于在所述电池保护装置中所述多个外部端子露出的外部端子面的中心点,所述多个外部端子的布局是点对称的。
4.根据权利要求1~3中的任一项所述的电池保护装置,其特征在于,
所述保护芯片的端子与所述充放电控制芯片的端子各自独立。
5.根据权利要求1所述的电池保护装置,其特征在于,
所述多个外部端子中与所述保护芯片的充电控制端子相连的外部端子和与所述充电控制FET的栅极端子相连的外部端子被相邻地配置,所述多个外部端子中与所述保护芯片的放电控制端子相连的外部端子和与所述放电控制FET的栅极端子相连的外部端子被相邻地配置。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016158801A JP6764112B2 (ja) | 2016-08-12 | 2016-08-12 | 電池保護装置 |
JP2016-158801 | 2016-08-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107732329A true CN107732329A (zh) | 2018-02-23 |
CN107732329B CN107732329B (zh) | 2022-03-25 |
Family
ID=61159521
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710686255.1A Active CN107732329B (zh) | 2016-08-12 | 2017-08-11 | 电池保护装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US10170919B2 (zh) |
JP (1) | JP6764112B2 (zh) |
KR (1) | KR102361291B1 (zh) |
CN (1) | CN107732329B (zh) |
TW (1) | TWI770043B (zh) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USD929336S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929337S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929334S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929335S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929338S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929339S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD953268S1 (en) | 2019-09-05 | 2022-05-31 | Techtronic Cordless Gp | Electrical interface |
USD1012855S1 (en) | 2019-09-05 | 2024-01-30 | Techtronic Cordless Gp | Battery pack |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102128868B1 (ko) * | 2019-07-11 | 2020-07-01 | 주식회사 아이티엠반도체 | 배터리 보호회로 패키지 및 그 제조방법 |
KR20210105212A (ko) * | 2020-02-18 | 2021-08-26 | 주식회사 아이티엠반도체 | 배터리 제어 시스템 인 패키지 및 그 제조 방법 |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050006760A1 (en) * | 2003-07-08 | 2005-01-13 | Makoto Terui | Semiconductor device with improved design freedom of external terminal |
JP2005151219A (ja) * | 2003-11-17 | 2005-06-09 | Matsushita Electric Ind Co Ltd | ポリフェーズフィルタ |
WO2005067040A1 (en) * | 2004-01-06 | 2005-07-21 | Philips Intellectual Property & Standards Gmbh | Electrical component with bond wire |
US20060164041A1 (en) * | 2005-01-27 | 2006-07-27 | Kazuhiro Ooshita | Battery protection IC chip |
JP2009055664A (ja) * | 2007-08-24 | 2009-03-12 | Fuji Electric Systems Co Ltd | 3レベル電力変換装置 |
WO2011078447A1 (ko) * | 2009-12-21 | 2011-06-30 | 주식회사 아이티엠반도체 | 배터리 보호회로의 통합칩 배치구조 |
KR20130039143A (ko) * | 2011-10-11 | 2013-04-19 | 주식회사 아이티엠반도체 | 배터리 보호회로의 패키지모듈 |
US20140125289A1 (en) * | 2012-11-08 | 2014-05-08 | Renesas Electronics Corporation | Cell protection system |
US20140159054A1 (en) * | 2012-05-15 | 2014-06-12 | Rohm Co., Ltd. | Power module semiconductor device |
CN104885258A (zh) * | 2012-12-17 | 2015-09-02 | (株)Itm半导体 | 电池保护模块封装 |
CN105264691A (zh) * | 2013-04-17 | 2016-01-20 | Itm半导体有限公司 | 电池保护电路模块封装 |
CN105324871A (zh) * | 2013-07-01 | 2016-02-10 | Itm半导体有限公司 | 电池保护电路模块封装、电池组以及具备该电池组的电子装置 |
CN105378977A (zh) * | 2013-07-19 | 2016-03-02 | Itm半导体有限公司 | 电池保护电路模块封装与固定架相结合的结构体以及具备该结构体的电池组 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6249041B1 (en) * | 1998-06-02 | 2001-06-19 | Siliconix Incorporated | IC chip package with directly connected leads |
JP2001244376A (ja) * | 2000-02-28 | 2001-09-07 | Hitachi Ltd | 半導体装置 |
JP2002217416A (ja) * | 2001-01-16 | 2002-08-02 | Hitachi Ltd | 半導体装置 |
JP2005011986A (ja) * | 2003-06-19 | 2005-01-13 | Sanyo Electric Co Ltd | 半導体装置 |
JP2006128169A (ja) * | 2004-10-26 | 2006-05-18 | Fujitsu Ltd | 半導体装置及び半導体装置の製造方法 |
US7884454B2 (en) * | 2005-01-05 | 2011-02-08 | Alpha & Omega Semiconductor, Ltd | Use of discrete conductive layer in semiconductor device to re-route bonding wires for semiconductor device package |
JP2005167286A (ja) * | 2005-03-10 | 2005-06-23 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
JP2006324320A (ja) * | 2005-05-17 | 2006-11-30 | Renesas Technology Corp | 半導体装置 |
JP5205368B2 (ja) | 2007-04-19 | 2013-06-05 | 株式会社日立超エル・エス・アイ・システムズ | 電池制御装置 |
JP4750076B2 (ja) * | 2007-05-24 | 2011-08-17 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP5165543B2 (ja) | 2008-11-28 | 2013-03-21 | 株式会社日立超エル・エス・アイ・システムズ | 電池監視装置と電池監視用半導体装置 |
JP5631549B2 (ja) * | 2009-02-13 | 2014-11-26 | セイコーインスツル株式会社 | バッテリーの保護回路装置 |
JP2010267640A (ja) * | 2009-05-12 | 2010-11-25 | Hitachi Ulsi Systems Co Ltd | パワーmosfetと電池監視装置 |
KR101594783B1 (ko) * | 2014-05-22 | 2016-02-18 | 주식회사 아이티엠반도체 | 와이어를 이용한 션트저항을 갖는 배터리 보호 ic 장치 |
KR20160025310A (ko) * | 2014-08-27 | 2016-03-08 | 주식회사 아이티엠반도체 | 배터리 보호회로 패키지 |
CN107078067A (zh) * | 2015-03-30 | 2017-08-18 | 瑞萨电子株式会社 | 半导体装置及其制造方法 |
-
2016
- 2016-08-12 JP JP2016158801A patent/JP6764112B2/ja active Active
-
2017
- 2017-06-02 KR KR1020170068980A patent/KR102361291B1/ko active IP Right Grant
- 2017-06-14 US US15/622,272 patent/US10170919B2/en active Active
- 2017-08-04 TW TW106126379A patent/TWI770043B/zh active
- 2017-08-11 CN CN201710686255.1A patent/CN107732329B/zh active Active
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050006760A1 (en) * | 2003-07-08 | 2005-01-13 | Makoto Terui | Semiconductor device with improved design freedom of external terminal |
JP2005151219A (ja) * | 2003-11-17 | 2005-06-09 | Matsushita Electric Ind Co Ltd | ポリフェーズフィルタ |
WO2005067040A1 (en) * | 2004-01-06 | 2005-07-21 | Philips Intellectual Property & Standards Gmbh | Electrical component with bond wire |
US20060164041A1 (en) * | 2005-01-27 | 2006-07-27 | Kazuhiro Ooshita | Battery protection IC chip |
JP2009055664A (ja) * | 2007-08-24 | 2009-03-12 | Fuji Electric Systems Co Ltd | 3レベル電力変換装置 |
WO2011078447A1 (ko) * | 2009-12-21 | 2011-06-30 | 주식회사 아이티엠반도체 | 배터리 보호회로의 통합칩 배치구조 |
KR20130039143A (ko) * | 2011-10-11 | 2013-04-19 | 주식회사 아이티엠반도체 | 배터리 보호회로의 패키지모듈 |
JP2014535133A (ja) * | 2011-10-11 | 2014-12-25 | アイティーエム セミコンダクター カンパニー リミテッド | バッテリ保護回路のパッケージモジュール |
US20140159054A1 (en) * | 2012-05-15 | 2014-06-12 | Rohm Co., Ltd. | Power module semiconductor device |
US20140125289A1 (en) * | 2012-11-08 | 2014-05-08 | Renesas Electronics Corporation | Cell protection system |
CN104885258A (zh) * | 2012-12-17 | 2015-09-02 | (株)Itm半导体 | 电池保护模块封装 |
CN105264691A (zh) * | 2013-04-17 | 2016-01-20 | Itm半导体有限公司 | 电池保护电路模块封装 |
CN105324871A (zh) * | 2013-07-01 | 2016-02-10 | Itm半导体有限公司 | 电池保护电路模块封装、电池组以及具备该电池组的电子装置 |
US20160141594A1 (en) * | 2013-07-01 | 2016-05-19 | Itm Semiconductor Co., Ltd | Battery protection circuit module package, battery pack and electronic device including same |
CN105378977A (zh) * | 2013-07-19 | 2016-03-02 | Itm半导体有限公司 | 电池保护电路模块封装与固定架相结合的结构体以及具备该结构体的电池组 |
US20160164146A1 (en) * | 2013-07-19 | 2016-06-09 | Itm Semiconductor Co., Ltd | Structure of battery protection circuit module package coupled with holder, and battery pack having same |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USD929336S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929337S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929334S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929335S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929338S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD929339S1 (en) | 2019-09-05 | 2021-08-31 | Techtronic Cordless Gp | Electrical interface |
USD953268S1 (en) | 2019-09-05 | 2022-05-31 | Techtronic Cordless Gp | Electrical interface |
USD1012855S1 (en) | 2019-09-05 | 2024-01-30 | Techtronic Cordless Gp | Battery pack |
USD1013634S1 (en) | 2019-09-05 | 2024-02-06 | Techtronic Cordless Gp | Battery pack |
Also Published As
Publication number | Publication date |
---|---|
TWI770043B (zh) | 2022-07-11 |
US20180048167A1 (en) | 2018-02-15 |
JP2018026982A (ja) | 2018-02-15 |
KR20180018296A (ko) | 2018-02-21 |
TW201822420A (zh) | 2018-06-16 |
KR102361291B1 (ko) | 2022-02-10 |
JP6764112B2 (ja) | 2020-09-30 |
CN107732329B (zh) | 2022-03-25 |
US10170919B2 (en) | 2019-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107732329A (zh) | 电池保护装置 | |
US10263238B2 (en) | Battery protection circuit module package, battery pack and electronic device including same | |
KR101279109B1 (ko) | 배터리 보호회로의 패키지모듈 | |
KR101450221B1 (ko) | 배터리 보호회로 모듈 패키지 | |
US10193193B2 (en) | Structure of battery protection circuit module package coupled with holder, and battery pack having same | |
KR101266509B1 (ko) | 플립칩을 이용한 배터리 보호회로의 패키지 모듈 | |
KR101070840B1 (ko) | 배터리 보호회로의 패키징구조 | |
JP2013090562A (ja) | 保護回路モジュールおよびこれを有するバッテリーパック | |
KR101474741B1 (ko) | 배터리 팩 및 그 제조방법 | |
TWI565190B (zh) | 電池保護電路封裝體 | |
KR101434224B1 (ko) | 배터리 보호회로 및 배터리 보호회로 모듈 패키지 | |
WO2015002401A1 (ko) | 배터리 보호회로 모듈 패키지, 배터리 팩 및 이를 구비하는 전자장치 | |
KR101288059B1 (ko) | 배터리 보호회로의 패키지 모듈 | |
KR101749247B1 (ko) | 배터리 보호회로, 배터리 보호회로 패키지 및 이를 포함하는 배터리 팩 | |
KR101594783B1 (ko) | 와이어를 이용한 션트저항을 갖는 배터리 보호 ic 장치 | |
KR101420826B1 (ko) | 배터리 보호회로 모듈 패키지와 홀더가 결합된 구조체, 이를 포함한 배터리팩, 및 그 제조방법들 | |
KR101487958B1 (ko) | 배터리 보호회로 모듈 패키지 및 그 제조방법 | |
KR101479306B1 (ko) | 배터리 보호회로 모듈 패키지 및 배터리 보호회로 모듈 패키지 어셈블리 | |
KR101595501B1 (ko) | 배터리 보호회로 모듈 패키지 및 배터리 팩 | |
KR101558271B1 (ko) | 배터리 보호회로 모듈 패키지 및 그 제조방법 | |
KR101582952B1 (ko) | 배터리 보호회로 패키지 및 배터리 팩 | |
KR101399366B1 (ko) | 배터리 보호회로 패키지모듈 | |
KR20160001109A (ko) | 과전류를 차단할 수 있는 배터리 보호회로 모듈 | |
KR101517545B1 (ko) | 배터리팩 및 그 제조방법 | |
KR101517544B1 (ko) | 배터리팩 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |