CN107154428A - 互补纳米线半导体器件及其制备方法 - Google Patents
互补纳米线半导体器件及其制备方法 Download PDFInfo
- Publication number
- CN107154428A CN107154428A CN201610120564.8A CN201610120564A CN107154428A CN 107154428 A CN107154428 A CN 107154428A CN 201610120564 A CN201610120564 A CN 201610120564A CN 107154428 A CN107154428 A CN 107154428A
- Authority
- CN
- China
- Prior art keywords
- gengon
- extension cord
- active regions
- semiconductor devices
- nanowire semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 53
- 239000002070 nanowire Substances 0.000 title claims abstract description 49
- 230000000295 complement effect Effects 0.000 title claims abstract description 32
- 238000002360 preparation method Methods 0.000 title claims abstract description 20
- 239000000758 substrate Substances 0.000 claims abstract description 28
- 239000003989 dielectric material Substances 0.000 claims abstract description 23
- 239000000463 material Substances 0.000 claims abstract description 19
- 239000002178 crystalline material Substances 0.000 claims abstract description 17
- 239000013078 crystal Substances 0.000 claims abstract description 14
- 229910052732 germanium Inorganic materials 0.000 claims abstract description 12
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims abstract description 12
- 239000004020 conductor Substances 0.000 claims abstract description 9
- 230000008021 deposition Effects 0.000 claims abstract description 8
- 238000002955 isolation Methods 0.000 claims abstract description 7
- 230000002093 peripheral effect Effects 0.000 claims abstract description 6
- 238000005229 chemical vapour deposition Methods 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 6
- 238000001451 molecular beam epitaxy Methods 0.000 claims description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 239000002305 electric material Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000026267 regulation of growth Effects 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N ZrO2 Inorganic materials O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02603—Nanowires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8258—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using a combination of technologies covered by H01L21/8206, H01L21/8213, H01L21/822, H01L21/8252, H01L21/8254 or H01L21/8256
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/068—Nanowires or nanotubes comprising a junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
- H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Nanotechnology (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
Abstract
本发明提供一种互补纳米线半导体器件及其制备方法,包括:提供一衬底,衬底上形成有NMOS有源区域、PMOS有源区域及浅沟槽隔离区域;在NMOS有源区域和PMOS有源区域上选择性外延生长锗晶体材料,以形成第一多边体外延线;选择性蚀刻衬底,使该第一多边体外延线悬空于衬底上方;在NMOS有源区域上方的第一多边体外延线的周围区域选择性外延生长III-V族半导体晶体材料,以形成第二多边体外延线;沉积介电材料于第一多边体外延线及第二多边体外延线,介电材料覆盖第一多边体外延线及第二多边体外延线;及沉积导电材料于介电材料,以形成包围第一多边体外延线及第二多边体外延线的栅极电极,其中第一多边体外延线作为第一纳米线,第二多边体外延线作为第二纳米线。
Description
技术领域
本发明涉及半导体制造技术领域,尤其涉及一种互补纳米线半导体器件及其制备方法。
背景技术
随着可携式电子产品不断的推陈出新,其工艺技术也不断的在进步,而产品尺寸的微小化为目前最受关注的技术,如金氧半场效应晶体管(MOSFET)不断的被微小化,然而晶体管的微小化衍生出许多物理上的限制以及问题,例如热载流子注入、漏电流、绝缘、短沟道效应(Short-Channel Effects,SCEs)及沟道长度控制等,使得晶体管之栅极对于沟道内的控制能力逐渐降低。
因此,为了解决晶体管因微小化所产生的问题,多重栅极(Multi-Gate)晶体管被提出以改善栅极对于沟道的控制能力。常见的多重栅极晶体管为在硅衬底上制造三栅极(tri-gate)晶体管或环绕式栅极(gate-all-around)晶体管,然而,该类三维结构器件沟道的迁移率仍须改善。
现有技术中,例如美国公开专利US20100164101,硅锗外延线包围在鳍部的顶端,因此所形成的硅锗外延线为具有硅核的外延线。虽然通过后续的氧化热退火处理能够使锗向中心聚集以形成锗纳米线,但是由于内核的硅含量较高,也就是纳米线的锗含量较低,从而影响所形成的半导体器件的性能。
发明内容
本发明的目的在于,提供一种互补纳米线半导体器件及其制备方法。
为解决上述技术问题,本发明一种互补纳米线半导体器件及其制备方法,包括:提供一衬底,该衬底上形成有NMOS有源区域、PMOS有源区域及浅沟槽隔离(STI)区域;在该NMOS有源区域和该PMOS有源区域上选择性外延生长锗晶体材料,以形成第一多边体外延线;选择性蚀刻该衬底,使该第一多边体外延线悬空于该衬底上方;在该NMOS有源区域上方的该第一多边体外延线的周围区域选择性外延生长III-V族半导体晶体材料,以形成第二多边体外延线;在该第一多边体外延线及该第二多边体外延线上沉积介电材料,该介电材料覆盖该第一多边体外延线及该第二多边体外延线;及在该介电材料上沉积导电材料,以形成包围该第一多边体外延线及该第二多边体外延线的栅极电极,其中该第一多边体外延线作为第一纳米线,该第二多边体外延线作为第二纳米线。
根据一实施例,该第一多边体外延线的形状为棱形。
根据一实施例,形成该第一多边体外延线的步骤包括:该第一多边体外延线的长度介于2纳米至50纳米之间。
根据一实施例,形成该第一多边体外延线的步骤包括:该第一多边体外延线的直径介于2纳米至5纳米之间。
根据一实施例,在该NMOS有源区域和该PMOS有源区域上选择性外延生长该锗晶体材料的步骤包括:采用化学气相沉积、分子束外延或原子层沉积的方式生长该锗晶体材料。
根据一实施例,形成该第一多边体外延线的步骤包括:该第一多边体外延线为锗纳米线。
根据一实施例,按质量(或重量)百分比计算,该锗纳米线中锗含量介于65%至100%之间。
根据一实施例,在该NMOS有源区域上方的该第一多边体外延线的周围区域选择性外延生长III-V族半导体晶体材料的步骤包括:该III-V族半导体晶体材料为砷化铟镓(InGaAs)。
相应的,本发明还提供一种互补纳米线半导体器件,该互补纳米线半导体器件包括:衬底,该衬底包括NMOS有源区域、PMOS有源区域及浅沟槽隔离(STI)区域;锗晶体材料,形成于该NMOS有源区域和该PMOS有源区域上,作为第一多边体外延线;III-V族半导体晶体材料,该III-V族半导体晶体材料包覆该NMOS有源区域上的该第一多边体外延线,作为第二多边体外延线;介电材料,该介电材料覆盖该第一多边体外延线与该第二多边体外延线;及导电材料,该导电材料覆盖该介电材料,以形成包围该第一多边体外延线及该第二多边体外延线的栅极电极,其中该第一多边体外延线作为第一纳米线,该第二多边体外延线作为第二纳米线。
根据一实施例,该第一多边体外延线的形状为棱形。
根据一实施例,该第一多边体外延线的长度介于2纳米至50纳米之间。
根据一实施例,该第一多边体外延线的直径介于2纳米至5纳米之间。
根据一实施例,该第一多边体外延线为锗纳米线。
根据一实施例,按质量百分比计算,该锗纳米线中锗含量介于65%至100%之间。
根据一实施例,该III-V族半导体晶体材料为砷化铟镓(InGaAs)。
本发明提供的互补纳米线半导体器件及其制备方法,于PMOS有源区域具有环绕式栅极环绕锗纳米线,于NMOS有源区域具有环绕式栅极环绕III-V族纳米线,且锗纳米线中锗含量较高,可以实现具有极佳静电控制的高迁移率沟道。
附图说明
图1为本发明一实施例中制备互补纳米线半导体器件的方法流程图;
图2为本发明一实施例中衬底的剖面结构示意图;
图3为本发明一实施例中于NMOS有源区域与PMOS有源区域上生长第一多边体外延线的剖面结构示意图;
图4至5为本发明一实施例中选择性蚀刻衬底的剖面结构示意图;
图6至7为本发明一实施例中在NMOS有源区域上生长第二多边体外延线的剖面结构示意图。
图8为本发明一实施例中沉积介电材料于第一、二多边体外延线的剖面结构示意图。
图9为本发明一实施例中沉积导电材料于介电材料上的剖面结构示意图。
具体实施方式
下面将结合示意图对本发明的互补纳米线半导体器件及其制备方法进行更详细的描述,其中表示了本发明的较佳实施例,应该理解本领域技术人员可以修改在此描述的本发明,而仍然实现本发明的有利效果。因此,下列描述应当被理解为对于本领域技术人员的广泛知道,而并不作为对本发明的限制。
本发明的核心思想在于,提供一种互补纳米线半导体器件及其制备方法,于PMOS有源区域具有环绕式栅极环绕锗纳米线,于NMOS有源区域具有环绕式栅极环绕III-V族纳米线,且锗纳米线中锗含量较高,可以实现具有极佳静电控制的高迁移率沟道。
下文结合附图对本发明的互补纳米线半导体器件及其制备方法,图1为互补纳米线半导体器件的制备流程图,图2~图9为各步骤中的结构示意图,其制备过程包括如下步骤:
执行步骤S1,参考图2所示,提供一衬底100,衬底100上形成有PMOS有源区域110、NMOS有源区域120及浅沟槽隔离(STI)区域130。根据一实施例,衬底100为单晶硅衬底,PMOS有源区域110与NMOS有源区域120呈鳍状,浅沟槽隔离(STI)区域130将PMOS有源区域110与NMOS有源区域120隔离。
执行步骤S2,参考图3所示,在PMOS有源区域110和NMOS有源区域120上选择性外延生长锗晶体材料,以形成第一多边体外延线310。根据一实施例,采用化学气相沉积(CVD)、金属有机物化学气相沉积(MOCVD)、分子束外延(MBE)或原子层沉积(ALD)等方式生长该锗晶体材料。根据一实施例,第一多边体外延线310位于PMOS有源区域110和NMOS有源区域120的鳍状顶端,作为第一纳米线。第一多边体外延线310的形状可为棱形,例如六角形等。根据一实施例,第一多边体外延线310的长度介于2纳米至50纳米之间。
执行步骤S3,参考图4至5所示,选择性蚀刻衬底100,使第一多边体外延线310悬空于衬底100上方。根据一实施例,透过第一蚀刻程序选择性蚀刻STI区域130至一预定深度D(如图4所示),再透过第二道蚀刻程序选择性蚀刻PMOS有源区域110和NMOS有源区域120的鳍状顶端,使第一多边体外延线310悬空于衬底100上方。根据一实施例第二蚀刻程序为湿式蚀刻,采用的溶液包括氢氧化四甲铵(tetramethylazanium hydroxide,TMAH)溶液。根据一实施例,第一多边体外延线310呈现一悬臂结构。
执行步骤S4,参考图6至7所示,在NMOS有源区域120上方的第一多边体外延线310的周围区域选择性外延生长III-V族半导体晶体材料200,以形成第二多边体外延线320,第二多边体外延线作为第二纳米线。根据一实施例,III-V族半导体晶体材料200为砷化铟(InAs)或砷化铟镓(InGaAs)。根据一实施例,采用CVD、MOCVD、MBE或ALD等方式生长III-V族半导体晶体材料200。根据一实施例,执行步骤S4还包括可先在PMOS有源区域110上方处形成硬屏蔽(Hard Mask,HM)将PMOS有源区域110遮挡住(如图6所示),避免III-V族半导体晶体材料200形成于PMOS有源区域110上的第一多边体外延线310。在第二多边体外延线320形成之后,利用蚀刻去除PMOS有源区域110处的硬屏蔽(如图7所示)。
执行步骤S5,参考图8所示,在第一多边体外延线310及第二多边体外延线320上沉积介电材料500,介电材料500覆盖第一多边体外延线310及第二多边体外延线320。根据一实施例,介电材料500为高介电常数(High-K)的介电材料,例如TiO2、HfO2、ZrO2等等。根据一实施例,采用ALD、CVD或MOCVD等方式沉积介电材料500。
执行步骤S6,参考图9所示,在介电材料500上沉积导电材料600,以形成包围第一多边体外延线310及第二多边体外延线320的栅极电极。根据一实施例,采用ALD、MOCVD或MBE等方式沉积导电材料600。根据一实施例,采用光刻与蚀刻技术以图案化定义栅极电极。
再次参考图9,藉由上述方法步骤,本发明提供一种互补纳米线半导体器件10,包括衬底100,衬底100包括PMOS有源区域110、NMOS有源区域120及浅沟槽隔离(STI)区域130;锗晶体材料,形成于PMOS有源区域110和PMOS有源区域120上,作为第一多边体外延线310;III-V族半导体晶体材料200,包覆NMOS有源区域上的第一多边体外延线310,作为第二多边体外延线320;介电材料500,覆盖第一多边体外延线310与第二多边体外延线320;及导电材料600,覆盖介电材料500,以形成包围第一多边体外延线310及第二多边体外延线320的栅极电极,其中第一多边体外延线310作为第一纳米线,第二多边体外延线320作为第二纳米线。
显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明申请专利范围及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。
Claims (16)
1.一种互补纳米线半导体器件的制备方法,其特征在于,包括:
提供一衬底,该衬底上形成有NMOS有源区域、PMOS有源区域及浅沟槽隔离区域;
在该NMOS有源区域和该PMOS有源区域上选择性外延生长锗晶体材料,以形成第一多边体外延线;
选择性蚀刻该衬底,使该第一多边体外延线悬空于该衬底上方;
在该NMOS有源区域上方的该第一多边体外延线的周围区域选择性外延生长III-V族半导体晶体材料,以形成第二多边体外延线;
在该第一多边体外延线及该第二多边体外延线上沉积介电材料,该介电材料覆盖该第一多边体外延线及该第二多边体外延线;及
在该介电材料上沉积导电材料,以形成包围该第一多边体外延线及该第二多边体外延线的栅极电极,其中该第一多边体外延线作为第一纳米线,该第二多边体外延线作为第二纳米线。
2.如权利要求1所述的互补纳米线半导体器件的制备方法,其特征在于,该第一多边体外延线的形状为棱形。
3.如权利要求1所述的互补纳米线半导体器件的制备方法,其特征在于,形成该第一多边体外延线的步骤包括:该第一多边体外延线的长度介于2纳米至50纳米之间。
4.如权利要求1所述的互补纳米线半导体器件的制备方法,其特征在于,形成该第一多边体外延线的步骤包括:该第一多边体外延线的直径介于2纳米至5纳米之间。
5.如权利要求1所述的互补纳米线半导体器件的制备方法,其特征在于,在该NMOS有源区域和该PMOS有源区域上选择性外延生长该锗晶体材料的步骤包括:采用化学气相沉积、分子束外延或原子层沉积的方式生长该锗晶体材料。
6.如权利要求1所述的互补纳米线半导体器件的制备方法,其特征在于,形成该第一多边体外延线的步骤包括:该第一多边体外延线为锗纳米线。
7.如权利要求6所述的互补纳米线半导体器件的制备方法,其特征在于,按质量或重量百分比计算,该锗纳米线中锗含量介于65%至100%之间。
8.如权利要求1所述的互补纳米线半导体器件的制备方法,其特征在于,在该NMOS有源区域上方的该第一多边体外延线的周围区域选择性外延生长III-V族半导体晶体材料的步骤包括:该III-V族半导体晶体材料为砷化铟镓。
9.一种互补纳米线半导体器件,其特征在于,该互补纳米线半导体器件采用如权利要求1~8项中任一项所述的制备方法制备而成,该互补纳米线半导体器件包括:
衬底,该衬底包括NMOS有源区域、PMOS有源区域及浅沟槽隔离区域;
锗晶体材料,形成于该NMOS有源区域和该PMOS有源区域上,作为第一多边体外延线;
III-V族半导体晶体材料,该III-V族半导体晶体材料包覆该NMOS有源区域上的该第一多边体外延线,作为第二多边体外延线;
介电材料,该介电材料覆盖该第一多边体外延线与该第二多边体外延线;及
导电材料,该导电材料覆盖该介电材料,以形成包围该第一多边体外延线及该第二多边体外延线的栅极电极,其中该第一多边体外延线作为第一纳米线,该第二多边体外延线作为第二纳米线。
10.如权利要求9所述的互补纳米线半导体器件,其特征在于,该第一多边体外延线的形状为棱形。
11.如权利要求9所述的互补纳米线半导体器件,其特征在于,该第一多边体外延线的长度介于2纳米至50纳米之间。
12.如权利要求9所述的互补纳米线半导体器件,其特征在于,该第一多边体外延线的长度介于2纳米至50纳米之间。
13.如权利要求9所述的互补纳米线半导体器件,其特征在于,该第一多边体外延线的直径介于2纳米至5纳米之间。
14.如权利要求9所述的互补纳米线半导体器件,其特征在于,该第一多边体外延线为锗纳米线。
15.如权利要求14所述的互补纳米线半导体器件,其特征在于,按质量百分比计算,该锗纳米线中锗含量介于65%至100%之间。
16.如权利要求9所述的互补纳米线半导体器件,其特征在于,该III-V族半导体晶体材料为砷化铟镓。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610120564.8A CN107154428B (zh) | 2016-03-03 | 2016-03-03 | 互补纳米线半导体器件及其制备方法 |
TW105118646A TWI673780B (zh) | 2016-03-03 | 2016-06-14 | 互補奈米線半導體元件及其製備方法 |
US15/268,164 US9779999B2 (en) | 2016-03-03 | 2016-09-16 | Complementary nanowire semiconductor device and fabrication method thereof |
US15/587,484 US9972543B2 (en) | 2016-03-03 | 2017-05-05 | Complementary nanowire semiconductor device and fabrication method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610120564.8A CN107154428B (zh) | 2016-03-03 | 2016-03-03 | 互补纳米线半导体器件及其制备方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107154428A true CN107154428A (zh) | 2017-09-12 |
CN107154428B CN107154428B (zh) | 2019-12-24 |
Family
ID=59724338
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610120564.8A Active CN107154428B (zh) | 2016-03-03 | 2016-03-03 | 互补纳米线半导体器件及其制备方法 |
Country Status (3)
Country | Link |
---|---|
US (2) | US9779999B2 (zh) |
CN (1) | CN107154428B (zh) |
TW (1) | TWI673780B (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10622208B2 (en) | 2017-12-22 | 2020-04-14 | International Business Machines Corporation | Lateral semiconductor nanotube with hexagonal shape |
CN110970421A (zh) * | 2018-09-28 | 2020-04-07 | 芯恩(青岛)集成电路有限公司 | 全包围栅梯度掺杂纳米片互补反相器结构及其制造方法 |
US11222952B2 (en) | 2020-01-22 | 2022-01-11 | Qualcomm Incorporated | Gate all around transistors with high charge mobility channel materials |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104011849A (zh) * | 2011-12-23 | 2014-08-27 | 英特尔公司 | Cmos纳米线结构 |
US20150104918A1 (en) * | 2013-10-10 | 2015-04-16 | Globalfoundries Inc. | Facilitating fabricating gate-all-around nanowire field-effect transistors |
CN106856208A (zh) * | 2015-12-08 | 2017-06-16 | 中芯国际集成电路制造(北京)有限公司 | 纳米线半导体器件及其形成方法 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6709929B2 (en) * | 2001-06-25 | 2004-03-23 | North Carolina State University | Methods of forming nano-scale electronic and optoelectronic devices using non-photolithographically defined nano-channel templates |
KR100699839B1 (ko) * | 2005-04-21 | 2007-03-27 | 삼성전자주식회사 | 다중채널을 갖는 반도체 장치 및 그의 제조방법. |
US7354831B2 (en) * | 2005-08-08 | 2008-04-08 | Freescale Semiconductor, Inc. | Multi-channel transistor structure and method of making thereof |
US7777250B2 (en) * | 2006-03-24 | 2010-08-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures and related methods for device fabrication |
KR100972842B1 (ko) * | 2007-09-11 | 2010-07-28 | 포항공과대학교 산학협력단 | 나노막대를 포함하는 나노디바이스 및 그 제조 방법 |
US8030108B1 (en) * | 2008-06-30 | 2011-10-04 | Stc.Unm | Epitaxial growth of in-plane nanowires and nanowire devices |
US9082673B2 (en) * | 2009-10-05 | 2015-07-14 | Zena Technologies, Inc. | Passivated upstanding nanostructures and methods of making the same |
JP2012059865A (ja) * | 2010-09-08 | 2012-03-22 | Sony Corp | 撮像素子および撮像装置 |
JP2012064703A (ja) * | 2010-09-15 | 2012-03-29 | Sony Corp | 撮像素子および撮像装置 |
CN102184923B (zh) * | 2011-04-11 | 2012-10-10 | 北京大学 | 硅纳米线晶体管器件可编程阵列的制备方法 |
JP5760811B2 (ja) * | 2011-07-28 | 2015-08-12 | ソニー株式会社 | 固体撮像素子および撮像システム |
US9537027B2 (en) * | 2013-03-28 | 2017-01-03 | University Of Massachusetts | Backside configured surface plasmonic structure for infrared photodetector and imaging focal plane array enhancement |
US8816358B1 (en) * | 2013-07-03 | 2014-08-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Plasmonic nanostructures for organic image sensors |
US9184269B2 (en) * | 2013-08-20 | 2015-11-10 | Taiwan Semiconductor Manufacturing Company Limited | Silicon and silicon germanium nanowire formation |
US8872161B1 (en) * | 2013-08-26 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrate circuit with nanowires |
US20150170916A1 (en) * | 2013-12-17 | 2015-06-18 | United Microelectronics Corp. | Semiconductor process for manufacturing epitaxial structures |
US9257450B2 (en) * | 2014-02-18 | 2016-02-09 | Stmicroelectronics, Inc. | Semiconductor device including groups of stacked nanowires and related methods |
US9129938B1 (en) | 2014-03-03 | 2015-09-08 | International Business Machines Corporation | Methods of forming germanium-containing and/or III-V nanowire gate-all-around transistors |
US9577100B2 (en) * | 2014-06-16 | 2017-02-21 | Globalfoundries Inc. | FinFET and nanowire semiconductor devices with suspended channel regions and gate structures surrounding the suspended channel regions |
CN105810730B (zh) * | 2014-12-29 | 2018-12-07 | 中芯国际集成电路制造(上海)有限公司 | 半导体装置及其制造方法 |
-
2016
- 2016-03-03 CN CN201610120564.8A patent/CN107154428B/zh active Active
- 2016-06-14 TW TW105118646A patent/TWI673780B/zh active
- 2016-09-16 US US15/268,164 patent/US9779999B2/en active Active
-
2017
- 2017-05-05 US US15/587,484 patent/US9972543B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104011849A (zh) * | 2011-12-23 | 2014-08-27 | 英特尔公司 | Cmos纳米线结构 |
US20150104918A1 (en) * | 2013-10-10 | 2015-04-16 | Globalfoundries Inc. | Facilitating fabricating gate-all-around nanowire field-effect transistors |
CN106856208A (zh) * | 2015-12-08 | 2017-06-16 | 中芯国际集成电路制造(北京)有限公司 | 纳米线半导体器件及其形成方法 |
Also Published As
Publication number | Publication date |
---|---|
TWI673780B (zh) | 2019-10-01 |
US9779999B2 (en) | 2017-10-03 |
CN107154428B (zh) | 2019-12-24 |
US20170256460A1 (en) | 2017-09-07 |
US20170256461A1 (en) | 2017-09-07 |
TW201732900A (zh) | 2017-09-16 |
US9972543B2 (en) | 2018-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9136332B2 (en) | Method for forming a nanowire field effect transistor device having a replacement gate | |
Bangsaruntip et al. | Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond | |
CN104979211B (zh) | 纳米线器件及其制造方法 | |
EP3185302B1 (en) | Gate-all-around semiconductor device with two group iii-v semiconductor nanowires | |
US9583621B2 (en) | Semiconductor device and method of manufacturing the same | |
US20150132920A1 (en) | Fin Structure for a FinFET Device | |
TWI613830B (zh) | 穿隧式場效電晶體及製造此種電晶體之方法 | |
CN103915345A (zh) | 半导体器件及其制造方法 | |
CN106847805A (zh) | 具有包含不同材料取向或组成的纳米线或半导体主体的共衬底半导体器件 | |
TWI630719B (zh) | 磊晶再成長之異質結構奈米線側向穿隧場效電晶體 | |
US10553718B2 (en) | Semiconductor devices with core-shell structures | |
TWI684215B (zh) | 用於磊晶半導體成長之雙曲度空腔 | |
CN104299905B (zh) | 无结晶体管及其制造方法 | |
CN106170867A (zh) | 用于垂直型半导体器件的选择性再生长顶部接触部 | |
CN106158636A (zh) | 晶体管及其形成方法 | |
CN107154428A (zh) | 互补纳米线半导体器件及其制备方法 | |
CN104009078A (zh) | 无结晶体管及其制造方法 | |
CN109473398A (zh) | 半导体元件及其制造方法 | |
US20140374834A1 (en) | Germanium structure, germanium fin field effect transistor structure and germanium complementary metal-oxide-semiconductor transistor structure | |
TWI647823B (zh) | 一種互補電晶體元件結構及其製作方法 | |
CN104392917A (zh) | 一种全包围栅结构的形成方法 | |
CN106601675B (zh) | 一种半导体器件及其制备方法、电子装置 | |
CN106887409B (zh) | 互补纳米线半导体器件及其制造方法 | |
CN106298914B (zh) | 一种半导体器件及其制备方法、电子装置 | |
CN102593177B (zh) | 具有水平准同轴电缆结构的隧穿晶体管及其形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |