CN106170867A - 用于垂直型半导体器件的选择性再生长顶部接触部 - Google Patents
用于垂直型半导体器件的选择性再生长顶部接触部 Download PDFInfo
- Publication number
- CN106170867A CN106170867A CN201480076339.8A CN201480076339A CN106170867A CN 106170867 A CN106170867 A CN 106170867A CN 201480076339 A CN201480076339 A CN 201480076339A CN 106170867 A CN106170867 A CN 106170867A
- Authority
- CN
- China
- Prior art keywords
- source
- drain regions
- semiconductor devices
- channel region
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 121
- 238000000034 method Methods 0.000 claims abstract description 44
- 239000000758 substrate Substances 0.000 claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 claims abstract description 24
- 239000000463 material Substances 0.000 claims description 38
- 229910052751 metal Inorganic materials 0.000 claims description 19
- 239000002184 metal Substances 0.000 claims description 19
- 239000004020 conductor Substances 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 description 23
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 22
- 239000010703 silicon Substances 0.000 description 21
- 230000008569 process Effects 0.000 description 18
- 238000000926 separation method Methods 0.000 description 18
- 238000004891 communication Methods 0.000 description 14
- 229910052732 germanium Inorganic materials 0.000 description 11
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 11
- 238000000151 deposition Methods 0.000 description 10
- 238000005516 engineering process Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 8
- 238000002955 isolation Methods 0.000 description 8
- 230000015654 memory Effects 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- 230000008021 deposition Effects 0.000 description 6
- 239000012071 phase Substances 0.000 description 6
- 238000011065 in-situ storage Methods 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 238000001039 wet etching Methods 0.000 description 5
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 229910005540 GaP Inorganic materials 0.000 description 4
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 4
- -1 InGaAsP Chemical compound 0.000 description 4
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- 239000002800 charge carrier Substances 0.000 description 4
- 229910021419 crystalline silicon Inorganic materials 0.000 description 4
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 4
- 239000007792 gaseous phase Substances 0.000 description 4
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 4
- 239000002070 nanowire Substances 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- 229910002601 GaN Inorganic materials 0.000 description 3
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 3
- 229910020751 SixGe1-x Inorganic materials 0.000 description 3
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 2
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 2
- 239000005864 Sulphur Substances 0.000 description 2
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000011982 device technology Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000003628 erosive effect Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910052711 selenium Inorganic materials 0.000 description 2
- 239000011669 selenium Substances 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910052714 tellurium Inorganic materials 0.000 description 2
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- 229910000951 Aluminide Inorganic materials 0.000 description 1
- 229910000952 Be alloy Inorganic materials 0.000 description 1
- 208000005168 Intussusception Diseases 0.000 description 1
- BRGOCSWOKBOIOJ-UHFFFAOYSA-N N.[O-2].[Hf+4] Chemical compound N.[O-2].[Hf+4] BRGOCSWOKBOIOJ-UHFFFAOYSA-N 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910003978 SiClx Inorganic materials 0.000 description 1
- 229910021133 SiyGe1-y Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- PXNDALNSUJQINT-UHFFFAOYSA-N [Sc].[Ta] Chemical compound [Sc].[Ta] PXNDALNSUJQINT-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- WOIHABYNKOEWFG-UHFFFAOYSA-N [Sr].[Ba] Chemical compound [Sr].[Ba] WOIHABYNKOEWFG-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- MDPILPRLPQYEEN-UHFFFAOYSA-N aluminium arsenide Chemical compound [As]#[Al] MDPILPRLPQYEEN-UHFFFAOYSA-N 0.000 description 1
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 201000006549 dyspepsia Diseases 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910000464 lead oxide Inorganic materials 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- YEXPOXQUZXUXJW-UHFFFAOYSA-N oxolead Chemical compound [Pb]=O YEXPOXQUZXUXJW-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 229910052712 strontium Inorganic materials 0.000 description 1
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0676—Nanowires or nanotubes oriented perpendicular or at an angle to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66356—Gated diodes, e.g. field controlled diodes [FCD], static induction thyristors [SITh], field controlled thyristors [FCTh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66977—Quantum effect devices, e.g. using quantum reflection, diffraction or interference effects, i.e. Bragg- or Aharonov-Bohm effects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7391—Gated diode structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78642—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Nanotechnology (AREA)
- Manufacturing & Machinery (AREA)
- Materials Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
描述了具有选择性再生长顶部接触部的垂直型半导体器件以及制造具有选择性再生长顶部接触部的垂直型半导体器件的方法。例如,半导体器件包括具有表面的衬底。第一源极/漏极区设置在所述衬底的表面上。垂直沟道区设置在所述第一源极/漏极区上,并且具有与所述衬底的表面平行的第一宽度。第二源极/漏极区设置在所述垂直沟道区上,并且具有与所述第一宽度平行并且大体上大于所述第一宽度的第二宽度。栅极叠置体设置在所述垂直沟道区的部分上并完全包围所述部分。
Description
技术领域
本发明的实施例属于半导体器件的领域,并且具体而言,属于具有选择性再生长顶部接触部的垂直型半导体器件以及制造具有选择性再生长顶部接触部的垂直型半导体器件的方法的领域。
背景技术
对于过去几十年,集成电路中特征的缩放一直是持续增长的半导体工业背后的驱动力。缩放到越来越小的特征使得半导体芯片的有限基板面积上的功能单元的密度增大。例如,缩小晶体管的尺寸允许在芯片上结合更大数量的存储器件,实现更大存储器容量的产品的制造。然而,对越来越大容量的驱动并非没有问题。优化每个器件的功率和性能的必要性已经变得越来越显著。
在集成电路器件的制造中,随着器件尺寸持续缩小,诸如三栅极晶体管等多栅极晶体管、或诸如纳米线等栅极全包围器件变得更加占据主导地位。已经尝试了很多不同的技术来降低这样的晶体管的沟道电阻或外电阻。然而,在沟道电阻或外电阻抑制的领域中仍然需要显著的改进。
此外,已经尝试了很多不同的技术来制造具有非Si沟道材料(例如SiGe、Ge和III-V材料)的器件。然而,仍然需要显著的工艺改进以将这些材料集成到Si晶片上。
此外,在微电子器件尺寸缩放超过15纳米(nm)节点时保持迁移率改善和短沟道控制为器件制造带来了挑战。用于制造器件的纳米线提供了改善的短沟道控制。例如,硅锗(SixGe1-x)纳米线沟道结构(其中,x<0.5)在相当大的Eg上提供迁移率增强,其适用于利用较高电压操作的很多常规产品中。此外,硅锗(SixGe1-x)纳米线沟道(其中,x>0.5)还提供在较低Egs处得到增强的迁移率,其适用于例如移动/手提领域内的低电压产品。已经尝试了很多不同的技术来提高晶体管的迁移率。然而,在用于半导体器件的电子和/或空穴迁移率提高方面仍然需要显著的改进。
附图说明
图1A示出了具有原始源极区的垂直型半导体器件的部分的横截面图。
图1B示出了根据本发明的实施例的具有再生长源极区的垂直型半导体器件的部分的横截面图。
图2A-2I示出了根据本发明的实施例的在制造具有再生长源极区的垂直型半导体器件的方法中的各种操作,其中:
图2A示出了在漏极和垂直沟道区形成之后的半导体结构的横截面图;
图2B示出了在源极区再生长之后的图2A的半导体结构的横截面图;
图2C示出了在隔离凹陷之后的图2B的半导体结构的横截面图;
图2D示出了在栅极叠置体形成之后的图2C的半导体结构的横截面图;
图2E示出了在栅极叠置体图案化之后的图2D的半导体结构的横截面图和对应的平面图;
图2F示出了第二隔离形成之后的图2E的半导体结构的横截面图;
图2G示出了在第二隔离凹陷和再生长源极暴露之后的图2F的半导体结构的横截面图;
图2H示出了在源极接触部形成之后的图2G的半导体结构的横截面图;以及
图2I示出了在漏极接触部和栅极接触部形成之后的图2H的半导体结构的横截面图。
图3示出了根据本发明的一个实施方式的计算装置。
具体实施方式
描述了具有选择性再生长顶部接触部的垂直型半导体器件以及制造具有选择性再生长顶部接触部的垂直型半导体器件的方法。在以下描述中,阐述了很多具体的细节,例如具体的集成和材料机制,以提供对本发明的实施例的透彻理解。对本领域技术人员显而易见的是,可以在没有这些具体细节的情况下实践本发明的实施例。在其它实例中,未描述诸如集成电路设计布局的公知的特征,以避免不必要地使本发明的实施例难以理解。此外,应当理解,附图所示的各实施例只是说明性的表示,并且未必是按比例绘制的。
文中描述的一个或多个实施例涉及用于垂直型器件的再生长源极区,例如用于金属氧化物半导体场效应晶体管(MOS-FET)的再生长源极区。一个或多个实施例可以适用于高性能低泄漏逻辑互补金属氧化物半导体(CMOS)器件。在一个实施例中,在垂直型器件中实施选择性再生长顶部接触部(例如,源极区),以实现外部电阻的降低。实施例可以适用于垂直型器件、化合物半导体(III到V族)器件、MOS/CMOS应用。在一个实施例中,垂直型器件被定义为将一个源极/漏极区定位到另一源极/漏极区上方并使沟道区相对于下面的衬底表面在这两个区之间垂直延伸的器件。
为了提供背景,在没有再生长的情况下,薄主体垂直型器件的顶部接触部的尺寸主要由主体的宽度确定。如果对该主体进行激烈的缩放(例如,缩放至具有不到20纳米的尺寸),则顶部接触部也将受到这样的缩放,从而产生大的接触电阻。为了解决这样的问题,文中描述的一个或多个实施例使得顶部接触部的宽度与主体宽度解耦,这样有可能提供较小相关的接触电阻。
为了有助于进一步理解制造垂直型MOS-FET结构的现有技术方案的当前问题,图1A示出了具有原始源极区的垂直型半导体器件100的部分的横截面图。参考图1A,垂直型半导体器件100被制作在衬底102上或上方,并且相对于衬底102的取向(z)而言包括下部漏极区104、沟道区106和上部源极区108。漏极接触部110设置在下部漏区104上,并且源极接触部112设置在上部源极区108上。应当认识到,栅极电极通常围绕沟道区106,但是为了便于举例说明,这里没有描绘这样的栅极电极。
再次参考图1A,现有技术的垂直型MOS-FET结构所存在的问题在于,源极接触部112的宽度(w)基本上与沟道区106的水平主体厚度相同。对于先进的器件技术节点而言,这样的布置可以使这样的源极接触部宽度(w)小于10纳米。关注点在于这样的窄源极接触部宽度(w)可能与这样的薄主体垂直型器件的高接触电阻(Rc)相关联。现有技术方案可能受到这样的限制,因为当前方案涉及在单次操作中生长器件的整个材料叠置体,随后使用掩模来通过蚀刻以显露出用于栅极制造的沟道,使得顶部接触部的宽度尺寸与沟道区的水平主体尺寸相同。
与图1A的器件对比,图1B示出了根据本发明的实施例的具有再生长源极区的垂直型半导体器件150的部分的横截面图。参考图1B,垂直型半导体器件150被制作在衬底152上或上方,并且相对于衬底152的取向(z)而言包括下部漏极区154、沟道区156和上部源极区158。漏极接触部160设置在下部漏极区154上,并且源极接触部162设置在上部源极区158上。应当认识到,栅极电极通常围绕沟道区156,但是这里为了便于举例说明而没有描绘这样的栅极电极。还应当认识到,在一些实施例中可以使下部漏极区154和上部源极区158的位置对调,以提供下部源极区和上部漏极区。
再次参考图1B,源极接触部162的宽度(w2)大于沟道区156的水平主体厚度(w1)。对于先进器件技术节点而言,在一个实施例中,这样的布置提供了大于10纳米的源极接触部宽度(w2),即使沟道区156的相关联的水平主体厚度(w1)小于10纳米。在实施例中,这样的“再生长源极”实现了与垂直沟道区的主体厚度解耦的源极接触部宽度的制造,允许RC降低。在一个这样的实施例中,方案涉及选择性地再生长顶部接触部(例如,源极区),以使接触部宽度与沟道宽度解耦。结果可以是降低了与该顶部接触部相关联的外部电阻。在实施例中,在源极与沟道晶格不匹配的情况下能够得到潜在的二次效应,为沟道区提供了应变诱导效应。这样的应变诱导的沟道区可能表现出提高的迁移率。
在没有再生长的情况下,薄主体垂直型器件将具有小的顶部接触部区。作为对比,文中描述的一个或多个实施例实现了明显大于主体的顶部接触部的制造。在示例性过程流中,图2A-2I示出了根据本发明的实施例的在制造具有再生长源极区的垂直型半导体器件的方法中的各操作。
图2A示出了在漏极区204和垂直沟道区206形成在衬底202上方之后的起点半导体结构200的横截面图。在实施例中,漏极区204外延生长在衬底202上方。垂直生长的沟道区206可以外延生长在漏极区204上,或者可以被图案化成较厚的初始漏极加沟道区材料层。在任一情况下,在一个实施例中,使用掩模和蚀刻工艺将垂直沟道区图案化到半导体层中。之后,如图2A中所描绘的,在所述结构之上形成隔离层208,并对其进行平面化,使垂直沟道区206的最上面部分暴露。可以将隔离层208称为浅沟槽隔离(STI)层,因为它最终可以用于使相邻器件彼此隔离。可以通过沉积和化学机械抛光(CMP)工艺形成这样的STI层。
在实施例中,衬底202由半导体材料构成,所述半导体材料能够承受制造过程,同时与沉积或外延生长于其上的材料相容。在实施例中,衬底202由体块晶体硅、硅/锗或者锗层构成,并且可以是掺杂的。在一个实施例中,体块衬底202中的硅原子的浓度大于97%。在另一实施例,衬底202由生长在明显不同的晶体衬底的顶上的外延层构成,例如生长在硼掺杂的体块硅单晶衬底的顶上的硅外延层。替代地,衬底202可以由III-V族材料构成。在实施例中,衬底202由诸如但不限于氮化镓、磷化镓、砷化镓、磷化铟、锑化铟、砷化铟镓、砷化铝镓、磷化铟镓或其组合等III-V材料构成。在其它实施例中,衬底202包括介于中间的绝缘层,例如在绝缘体上硅(SOI)衬底的情况下。
在实施例中,通过例如但不限于化学气相沉积(CVD)、原子层沉积(ALD)或分子束外延(MBE)的沉积工艺将漏极区204形成在衬底202上。在一个实施例中,用杂质原子对漏极区204进行原位掺杂。在一个实施例中,在形成之后用杂质原子对漏极区204进行掺杂。在一个实施例中,用杂质原子对漏极区204进行原位掺杂,并且在形成之后进行进一步掺杂。然而,在另一实施例中,仅在形成之后通过例如注入对漏极区204进行掺杂。应当认识到,漏极区204可以由与衬底202的半导体材料类似或不同的半导体材料构成。在一个实施例中,漏极区204由晶体硅、硅/锗或锗层构成,其可以掺杂有电荷载流子,例如但不限于磷、砷、硼或其组合。在另一实施例中,漏极区204可以由III-V族材料构成,所述III-V族材料例如但不限于氮化镓、磷化镓、砷化镓、磷化铟、锑化铟、砷化铟镓、砷化铝镓、磷化铟镓或其组合,所述III-V族材料可以掺杂有电荷载流子,例如但不限于碳、硅、锗、氧、硫、硒或碲。
在实施例中,通过例如但不限于化学气相沉积(CVD)、原子层沉积(ALD)或分子束外延(MBE)的沉积工艺将垂直沟道区206形成在漏极区202上。应当认识到,垂直沟道区206可以由与漏极区204的半导体材料类似或不同的半导体材料构成。在一个实施例中,垂直沟道区206由晶体硅、硅/锗或锗层构成。在另一实施例中,垂直沟道区206由例如但不限于氮化镓、磷化镓、砷化镓、磷化铟、锑化铟、砷化铟镓、砷化铝镓、磷化铟镓或其混组合的III-V族材料构成。在一个实施例中,垂直沟道区206被原位掺杂、或在形成后通过注入被掺杂、或两者。
在特定实施例中,垂直沟道区206基本上由硅构成,是纯硅,或者基本上是纯硅。可以使用术语“基本上由硅构成、是纯硅或者基本上纯硅”来描述由相当高的量的硅(如果不全是硅)构成的硅材料。然而,应当理解,实际上在存在诸如硅锗等其它材料的情况下可能难以形成100%纯硅,并且因此100%纯硅可能包括微小百分比的Ge或其它物质。Ge或其它物质可以作为在Si沉积期间的不可避免的杂质或成分而被包括,或者可以在沉积后处理期间在扩散时对Si造成“污染”。如此,文中描述的涉及Si沟道部分的实施例可以包括含有相对较小的量(例如,“杂质”水平)的非Si原子或物质(例如Ge)的Si沟道部分。作为比较,诸如再生长源极区等区域可以包括显著的量的锗,例如,采用硅锗层的形式。
在实施例中,垂直沟道区206具有方形、矩形、圆形或椭圆形之一的形状(从顶视图的角度)。其它几何形状也可以是适当的。在一个实施例中,从顶视图的角度,垂直沟道区206的宽度和长度大致相同(例如,就像方形或圆形的情况那样),但未必一定如此(就像矩形或椭圆形的情况那样)。
在实施例中,隔离层208由适于最终使相邻器件电隔离或者有助于相邻器件的隔离的材料构成。例如,在一个实施例中,隔离层208由例如但不限于二氧化硅、氮氧化硅、氮化硅或碳掺杂的氮化硅的电介质材料构成。
图2B示出了在源极区再生长之后的图2A的结构的横截面图。根据本发明的实施例,在垂直沟道区206的最上面的暴露表面上形成源极区210。最上面的表面可以处于在STI层208的CMP时所暴露的部分的高度。替代地,垂直沟道区206的部分在STI层208的表面之下凹陷,并在所得到的最上面的表面上生长源极区210。在任一种情况下,在文中将所得到的源极区210称为再生长源极区。在一个这样的实施例中,使用使所得到的源极区210产生小面(faceting)的工艺来在垂直沟道区206的最上面的表面上外延形成源极区210。在实施例中,不管是否产生了小面,所得到的源极区210都明显宽于垂直沟道区206的水平宽度(由横截面的角度所示),如图2B中所描绘的。因而,文中描述的实施例实现了源极区210宽度(即,最终为接触部的形成提供的表面区域)与垂直沟道区206的水平宽度的解耦。此外,在实施例中,源极区210的外延形成具有选择性,因为生长仅发生在垂直沟道区206上,而不发生在STI层208上。
在实施例中,通过例如但不限于化学气相沉积(CVD)、原子层沉积(ALD)或分子束外延(MBE)的沉积工艺将源极区210形成在垂直沟道区206上。在一个实施例中,用杂质原子对源极区210进行原位掺杂。在一个实施例中,在形成之后用杂质原子对源极区210进行掺杂。然而,在另一实施例中,仅在形成之后通过例如注入对源极区210进行掺杂。在一个实施例中,用杂质原子对源极区210进行原位掺杂并在形成之后对其做进一步掺杂。应当认识到,源极区210可以由与垂直沟道区210的半导体材料类似或不同的半导体材料构成。在一个实施例中,源极区210由晶体硅、硅/锗或锗层构成,其可以掺杂有电荷载流子,例如但不限于磷、砷、硼或其组合。在另一实施例中,源极区210可以由例如但不限于氮化镓、磷化镓、砷化镓、磷化铟、锑化铟、砷化铟镓、砷化铝镓、磷化铟镓或其组合的III-V族材料构成,所述材料可以掺杂有电荷载流子,例如但不限于碳、硅、锗、氧、硫、硒或碲。
如上文简短提及的,可以将源极区210制造为向垂直沟道区206施加应变。在实施例中,垂直沟道区206是具有沿Z方向的应变的单轴应变垂直沟道区。这样的单轴应变垂直沟道区206可以是例如对于NMOS或PMOS分别具有拉伸应变或具有压缩应变的单轴应变。在一个实施例中,源极区210的晶格常数小于垂直沟道区206的晶格常数,并且源极区210向垂直沟道区206施加拉伸单轴应变。在另一实施例中,源极区210的晶格常数大于垂直沟道区206的晶格常数,并且源极区210向垂直沟道区206施加压缩单轴应变。在一个实施例中,垂直沟道区206由SixGe1-x构成,并且源极区210由SiyGe1-y构成,其中,0≤x、y≤1,并且x≠y。在另一实施例中,垂直沟道区206由AlxGa1-xAs、InxGa1-xAs、InxGa1-xP或A1xIn1-xSb构成,并且源极区210由AlyGa1-yAs、InyGa1-yAs、InyGa1-yP或A1yIn1-ySb构成,其中,0≤x、y≤1并且x≠y。
图2C示出了在隔离凹陷之后的图2B的结构的横截面图。在实施例中,使STI层208的部分而非其全部凹陷,以暴露垂直沟道区206的部分。所述凹陷表示栅极电极形成过程的起始,下文将根据图2D和2E对其进行阐述。在一个实施例中,使用基于含水氢氟酸的湿法蚀刻使STI层208凹陷。然而,可以使用干法蚀刻处理代替这样的湿法蚀刻工艺,或者将干法蚀刻工艺与湿法蚀刻工艺结合使用。在实施例中,对于隧道FET,使STI层凹陷以仅暴露所述结(例如,结的大约2-5nm);未必需要使沟道区的其余部分形成栅极(gated)。在另一实施例中,对于MOSFET应用,执行凹陷直到沟道区的整个高度。然而,凹陷可能或多或少取决于是否要形成从下面露出的栅极。因此,在一个实施例中,对于TFET,暴露沟道区的大约10%到100%,而对于MOSFET,则暴露沟道区的大约100%。
图2D示出了在栅极叠置体形成之后的图2C的结构的横截面图。在实施例中,在图2C的整个结构上形成栅极电介质层和栅极电极层(被示为组合的,如叠置体212)。最主要地,栅极叠置体212形成在垂直沟道区206的在STI层208凹陷期间所暴露的全部表面上。随后,在一个实施例中,栅极叠置体212还形成在源极区210的所有暴露表面上,如图2D中所示。在一个实施例中,栅极叠置体212的层是通过原子层沉积(ALD)和/或化学气相沉积(CVD)形成的,并且因此与图2C的结构共形,同样如图2D所示。
根据本发明的实施例,栅极叠置体212包括金属栅极电极和高K栅极电介质层。例如,在一个实施例中,栅极电介质层由例如但不限于氧化铪、氮氧化铪、硅酸铪、氧化镧、氧化锆、硅酸锆、氧化钽、钛酸钡锶、钛酸钡、钛酸锶、氧化钇、氧化铝、氧化铅钪钽、铌酸铅锌或其组合的材料构成。此外,栅极电介质层的部分可以包括由垂直沟道区206的最外面几层形成的原生氧化物的层。在实施例中,栅极电介质层由最外面的高k部分和内侧部分形构成,所述内侧部分由半导体材料的氧化物构成。在一个实施例中,栅极电介质层由氧化铪的最外面部分和二氧化硅或氮氧化硅的内侧部分构成。
在一个实施例中,栅极电极由诸如但不限于金属氮化物、金属碳化物、金属硅化物、金属铝化物、铪、锆、钛、钽、铝、钌、钯、铂、钴、镍或导电金属氧化物的金属层构成。在具体实施例中,栅极电极由非功函数设置填充材料构成,其被形成为围绕设置在栅极电介质层周围的金属功函数设置层。
图2E示出了在栅极叠置体212图案化之后的图2D的结构的横截面图和对应的平面图。在实施例中,由于栅极叠置体212是共形形成的并且对不同表面没有选择性,因而通过例如光刻和蚀刻工艺对栅极叠置体212图案化。在一个这样的实施例中,将栅极叠置体212图案化为留下栅极叠置体的位于垂直沟道区206和源极区210的暴露部分上的部分,并且留下沿STI层208的表面的部分以用于最终的栅极接触部形成。例如,从顶视图可以看出,图案化的栅极叠置体212的部分212A是源极区210上的部分,部分212C为后面的栅极接触部/通孔着落提供了位置,并且部分212B是将部分212A和212B耦合的线。在一个实施例中,通过适于对栅极叠置体212的层进行图案化而对STI层208没有显著影响的干法蚀刻工艺、湿法蚀刻工艺或其组合来对栅极叠置体212进行图案化。在实施例中,在对栅极叠置体212进行图案化之后,栅极叠置体212的部分完全包围垂直沟道区206的至少一部分。
图2F示出了在第二隔离形成之后的图2E的结构的横截面图。在实施例中,形成第二隔离层214以覆盖源极区210。在一个这样的实施例中,第二隔离层由与STI层208相同的材料构成,这两个层基本上彼此不可分辨。然而,在其它实施例中,可以在层208与214之间观察到接缝216,如图2F中所示。可以通过诸如CVD工艺等沉积工艺形成第二隔离层,并且可以通过例如CMP工艺对第二隔离层进行平面化。在任何情况下,可以实际上将第二隔离层实施为用于使器件彼此隔离的浅沟槽隔离结构。
图2G示出了在第二隔离层214凹陷和源极区210暴露之后的图2F的结构的横截面图。在实施例中,使第二隔离层214的部分而非全部凹陷,以暴露源极区210的部分。在一个实施例中,使第二隔离层214凹陷至大体上暴露源极区210的最宽部分的全部的程度,以使为了后面的源极接触部形成而暴露的表面最大化。在实施例中,除了使第二隔离层214凹陷之外,还从源极区210去除栅极叠置体212的暴露部分。通过去除栅极叠置体的这些部分,使得源极区210的在第二隔离层214上方突出的表面不受栅极叠置体212材料保护,如图2G中所描绘的。在一个实施例中,使用湿法蚀刻使第二隔离层214凹陷,并且去除栅极叠置体212的暴露部分。然而,可以使用干法蚀刻处理代替这样的湿法蚀刻工艺,或者将干法蚀刻处理与湿法蚀刻工艺结合使用。
图2H示出了在源极接触部形成之后的图2G的结构的横截面图。在实施例中,将源极接触部218形成为大体上覆盖源极区210的在第二隔离层214上方突出的部分的全部。在一个实施例中,通过减法刻画和蚀刻工艺来形成源极接触部218。在另一实施例中,通过选择性生长将源极接触部218的材料形成在源极区210的在第二隔离层214上方突出的部分上。
在实施例中,源极接触部218由导电材料构成。在一个这样的实施例中,源极接触部218由金属或金属材料构成。所述金属或金属材料可以是纯金属,例如钨、镍或钴,或者可以是合金,例如金属-金属合金或者金属-半导体合金(例如,硅化物材料)。
图2I示出了在漏极接触部和栅极接触部形成之后的图2H的半导体结构的横截面图。在实施例中,将STI结构(包括第二隔离层214和STI层208)图案化为具有通孔/接触孔,以暴露漏极区204和栅极叠置体212的部分(例如,联系图2E所描述的部分212C)。之后,可以通过金属沉积和平面化工艺或通过选择性生长工艺来制造漏极接触部220和栅极接触部222。在任一种情况下,在一个实施例中,漏极接触部220和栅极接触部222的材料大体上与源极接触部218的材料相同。尽管在其它实施例中,漏极接触部220和栅极接触部222的材料可以不同于源极接触部218的材料。在实施例中,被形成为暴露漏极区204和栅极叠置体212的部分的通孔/接触孔是使用光刻和蚀刻工艺制造的。
再次参考图2I,基于垂直沟道区的半导体器件可以是包含包围沟道区的栅极以及一对垂直取向的源极/漏极区的半导体器件。在实施例中,半导体器件为MOS-FET。在一个实施例中,半导体器件是垂直型MOS-FET,并且是隔离的器件或者是多个套叠器件中的一个器件。应当认识到,可以以相同或相似的形式将由上面的示例性处理方案所得到的结构(例如,来自图2I的结构)用于后续处理操作,以完成器件制造,例如PMOS和/或NMOS器件制造。在这样的情况下,相对的源极区和漏极区具有相同的导电类型。对于典型的集成电路而言应当认识到,可以将N沟道晶体管和P沟道晶体管两者制造在单个衬底上,以形成CMOS集成电路。在其它实施例中,制造隧道场效应晶体管(TFET),其具有相反导电类型的相对的源极区和漏极区。在任一种情况下,可以制造额外的互连布线,以将这样的器件集成到集成电路中。此外,应当认识到单个器件可以包括制造于衬底上方的多个垂直沟道区中的仅一个垂直沟道区或者多于一个垂直沟道区(例如,通过使用公共栅极叠置体)。
再次参考图2A-2I,如所描绘的,源极金属与栅极金属接触。然而,应当认识到,在其它实施例中,使栅极在源极的最宽部分下方凹陷,以在栅极金属与源极金属之间提供隔离。
如上文所述,可以实施文中的实施例以降低在否则包括小源极区的情况下的接触电阻。在一个或多个实施例中,一种解决方案涉及增大接触面积以减小垂直型器件的接触电阻,以允许器件具有高性能。应当认识到,并不是一定要实践上文描述的过程的所有方面才能落在本发明的实施例的精神和范围内。而且,可以使用文中描述的过程来制造一个或多个半导体器件。半导体器件可以是晶体管或类似器件。例如,在实施例中,半导体器件是用于逻辑或存储器的金属氧化物半导体(MOS)晶体管或者是双极晶体管。而且,在实施例中,半导体器件具有三维架构,例如栅极全包围器件。一个或多个实施例可能尤其可用于制造处于10纳米(10nm)或者更小的技术节点上的半导体器件。文中的实施例可以适用于提高晶体管布局密度并用于缓解接触电阻增大的趋势。应当认识到,实施例不受此限制;例如,在实施例中,最高大约20纳米的沟道宽度可以得益于文中描述的方案。
图3示出了根据本发明的一种实施方式的计算装置300。计算装置300容纳板602。板302可以包括很多部件,包括但不限于处理器304和至少一个通信芯片306。处理器304物理和电耦合至板302。在一些实施方式中,至少一个通信芯片306还物理和电耦合至板302。在其它实施方式中,通信芯片306是处理器304的部分。
根据其应用,计算装置300可以包括其它部件,这些部件可以或可以不物理和电耦合至板302。这些其它部件包括但不限于易失性存储器(例如,DRAM)、非易失性存储器(例如,ROM)、闪速存储器、图形处理器、数字信号处理器、密码处理器、芯片组、天线、显示器、触摸屏显示器、触摸屏控制器、电池、音频编译码器、视频编译码器、功率放大器、全球定位系统(GPS)装置、罗盘、加速度计、陀螺仪、扬声器、照相机和大容量存储装置(例如,硬盘驱动器、光盘(CD)、数字多功能盘(DVD)等)。
通信芯片306能够实现往返于计算装置300传输数据的无线通信。术语“无线”及其派生词可以用来描述通过使用经调制的电磁辐射通过非固态介质传递数据的电路、装置、系统、方法、技术、通信信道等。该术语并非暗示相关联的装置不含有任何线,尽管在一些实施例中它们可能不含有线。通信芯片306可以实施很多无线标准或协议中的任何标准或协议,包括但不限于Wi-Fi(IEEE 802.11族)、WiMAX(IEEE 802.16族)、IEEE 802.20、长期演进(LTE)、Ev-DO、HSPA+、HSDPA+、HSUPA+、EDGE、GSM、GPRS、CDMA、TDMA、DECT、蓝牙及其衍生产物以及被指定为3G、4G、5G和更高代的任何其它无线协议。计算装置300可以包括多个通信芯片306。例如,第一通信芯片306可以专用于较短距离的无线通信,例如Wi-Fi和蓝牙,第二通信芯片306可以专用于较长距离的无线通信,例如GPS、EDGE、GPRS、CDMA、WiMAX、LTE、Ev-DO及其它。
计算装置300的处理器304包括封装在处理器304内的集成电路管芯。在本发明的一些实施方式中,处理器的集成电路管芯包括一个或多个器件,例如根据本发明的实施方式构建的MOS-FET晶体管。术语“处理器”可以指对来自寄存器和/或存储器的电子数据进行处理以将该电子数据变换为可以存储在寄存器和/或存储器内的其它电子数据的任何装置或装置的部分。
通信芯片306还包括封装在通信芯片306内的集成电路管芯。根据本发明的另一实施方式,通信芯片的集成电路管芯包括一个或多个器件,例如根据本发明的实施方式构建的MOS-FET晶体管。
在其它实施方式中,容纳在计算装置300内的另一部件可以包含集成电路管芯,所述集成电路管芯包括一个或多个器件,例如根据本发明的实施方式构建的MOS-FET晶体管。
在各种实施方式中,计算装置300可以是膝上型电脑、上网本、笔记本、超级本、智能电话、平板电脑、个人数字助理(PDA)、超级移动PC、移动电话、台式计算机、服务器、打印机、扫描仪、监视器、机顶盒、娱乐控制单元、数字照相机、便携式音乐播放器或者数字视频记录仪。在其它实施方式中,计算装置300可以是处理数据的任何其它电子装置。
因而,本发明的实施例包括具有选择性再生长顶部接触部的垂直型半导体器件以及制造具有选择性再生长顶部接触部的垂直型半导体器件的方法。
在实施例中,一种半导体器件包括具有表面的衬底。第一源极/漏极区设置在衬底的表面上。垂直沟道区设置在第一源极/漏极区上,并且具有与衬底的表面平行的第一宽度。第二源极/漏极区设置在垂直沟道区上,并且具有与第一宽度平行并且大体上大于第一宽度的第二宽度。栅极叠置体设置在垂直沟道区的部分上并完全包围该部分。
在一个实施例中,第二源极/漏极区是带有小面的源极/漏极区。
在一个实施例中,第一宽度等于或小于大约10纳米,并且第二宽度大于10纳米。
在一个实施例中,第二源极/漏极区由与垂直沟道区的半导体材料不同的半导体材料构成。
在一个实施例中,第二源极/漏极区的半导体材料与垂直沟道区的半导体材料晶格失配,并且第二源极/漏极区向垂直沟道区施加应变。
在一个实施例中,半导体器件还包括设置在第一源极/漏极区上的第一接触部、设置在第二源极/漏极区上的第二接触部以及设置在栅极叠置体的水平延伸部上的栅极接触部。
在一个实施例中,第一源极/漏极区是漏极区,并且第二源极/漏极区是源极区。
在一个实施例中,第一源极/漏极区是源极区,并且第二源极/漏极区是漏极区。
在一个实施例中,栅极叠置体包括高k栅极电介质层和金属栅极电极。
在一个实施例中,第一源极/漏极区的导电类型与第二源极/漏极区的导电类型相同,并且所述半导体器件是MOS-FET器件。
在一个实施例中,第一源极/漏极区的导电类型与第二源极/漏极区的导电类型相反,并且所述半导体器件是隧道FET器件。
在实施例中,一种半导体器件包括具有表面的衬底。第一源极/漏极区设置在衬底的表面上。垂直沟道区设置在第一源极/漏极区上并且由半导体材料构成。第二源极/漏极区设置在垂直沟道区上。第二源极/漏极区由与垂直沟道区的半导体材料不同并且与之晶格失配的半导体材料构成。栅极叠置体设置在垂直沟道区的部分上并完全包围该部分。
在一个实施例中,第二源极/漏极区是带有小面的源极/漏极区。
在一个实施例中,第二源极/漏极区向垂直沟道区施加应变。
在一个实施例中,半导体器件还包括设置在第一源极/漏极区上的第一接触部。第二接触部设置在第二源极/漏极区上。栅极接触部设置在栅极叠置体的水平延伸部上。
在一个实施例中,第一源极/漏极区是漏极区,并且第二源极/漏极区是源极区。
在一个实施例中,第一源极/漏极区是源极区,并且第二源极/漏极区是漏极区。
在一个实施例中,栅极叠置体包括高k栅极电介质层和金属栅极电极。
在一个实施例中,第一源极/漏极区的导电类型与第二源极/漏极区的导电类型相同,并且所述半导体器件是MOS-FET器件。
在一个实施例中,第一源极/漏极区的导电类型与第二源极/漏极区的导电类型相反,并且所述半导体器件是隧道FET器件。
在实施例中,一种制造半导体器件的方法包含:在衬底的表面上形成第一源极/漏极区。所述方法还包含:在第一源极/漏极区上由第一半导体材料形成具有与衬底的表面平行的第一宽度的垂直沟道区。所述方法还包含:在垂直沟道区上由第二半导体材料形成具有与第一宽度平行并且大体上大于第一宽度的第二宽度的第二源极/漏极区。所述方法还包含:在垂直沟道区的部分上形成完全包围该部分的栅极叠置体。
在一个实施例中,在垂直沟道区上形成第二源极/漏极区包含:在第一半导体材料上外延生长第二半导体材料。
在一个实施例中,在第一半导体材料上外延生长第二半导体材料包含:外延生长与第一半导体材料晶格失配的第二半导体材料。
在一个实施例中,形成第一源极/漏极区包含:形成漏极区,并且形成第二源极/漏极区包含形成源极区。
在一个实施例中,形成第一源极/漏极区包含形成源极区,并且形成第二源极/漏极区包含形成漏极区。
Claims (25)
1.一种半导体器件,包括:
具有表面的衬底;
设置在所述衬底的所述表面上的第一源极/漏极区;
垂直沟道区,其设置在所述第一源极/漏极区上并且具有与所述衬底的所述表面平行的第一宽度;
第二源极/漏极区,其设置在所述垂直沟道区上并且具有与所述第一宽度平行并大体上大于所述第一宽度的第二宽度;以及
栅极叠置体,其设置在所述垂直沟道区的部分上并完全包围所述部分。
2.根据权利要求1所述的半导体器件,其中,所述第二源极/漏极区是带有小面的源极/漏极区。
3.根据权利要求1所述的半导体器件,其中,所述第一宽度等于或小于大约10纳米,并且所述第二宽度大于10纳米。
4.根据权利要求1所述的半导体器件,其中,所述第二源极/漏极区包括与所述垂直沟道区的半导体材料不同的半导体材料。
5.根据权利要求4所述的半导体器件,其中,所述第二源极/漏极区的半导体材料与所述垂直沟道区的半导体材料晶格失配,并且其中,所述第二源极/漏极区向所述垂直沟道区施加应变。
6.根据权利要求1所述的半导体器件,还包括:
设置在所述第一源极/漏极区上的第一接触部;
设置在所述第二源极/漏极区上的第二接触部;以及
设置在所述栅极叠置体的水平延伸部上的栅极接触部。
7.根据权利要求1所述的半导体器件,其中,所述第一源极/漏极区是漏极区,并且其中,所述第二源极/漏极区是源极区。
8.根据权利要求1所述的半导体器件,其中,所述第一源极/漏极区是源极区,并且其中,所述第二源极/漏极区是漏极区。
9.根据权利要求1所述的半导体器件,其中,所述栅极叠置体包括高k栅极电介质层和金属栅极电极。
10.根据权利要求1所述的半导体器件,其中,所述第一源极/漏极区的导电类型与所述第二源极/漏极区的导电类型相同,并且其中,所述半导体器件是MOS-FET器件。
11.根据权利要求1所述的半导体器件,其中,所述第一源极/漏极区的导电类型与所述第二源极/漏极区的导电类型相反,并且其中,所述半导体器件是隧道FET器件。
12.一种半导体器件,包括:
具有表面的衬底;
设置在所述衬底的所述表面上的第一源极/漏极区;
垂直沟道区,其设置在所述第一源极/漏极区上并且包括半导体材料;
设置在所述垂直沟道区上的第二源极/漏极区,其中,所述第二源极/漏极区包括与所述垂直沟道区的半导体材料不同并且与所述垂直沟道区的半导体材料晶格失配的半导体材料;以及
栅极叠置体,其设置在所述垂直沟道区的部分上并完全包围所述部分。
13.根据权利要求12所述的半导体器件,其中,所述第二源极/漏极是带有小面的源极/漏极区。
14.根据权利要求12所述的半导体器件,其中,所述第二源极/漏极区向所述垂直沟道区施加应变。
15.根据权利要求12所述的半导体器件,还包括:
设置在所述第一源极/漏极区上的第一接触部;
设置在所述第二源极/漏极区上的第二接触部;以及
设置在所述栅极叠置体的水平延伸部上的栅极接触部。
16.根据权利要求12所述的半导体器件,其中,所述第一源极/漏极区是漏极区,并且其中,所述第二源极/漏极区是源极区。
17.根据权利要求12所述的半导体器件,其中,所述第一源极/漏极区是源极区,并且其中,所述第二源极/漏极区是漏极区。
18.根据权利要求12所述的半导体器件,其中,所述栅极叠置体包括高k栅极电介质层和金属栅极电极。
19.根据权利要求12所述的半导体器件,其中,所述第一源极/漏极区的导电类型与所述第二源极/漏极区的导电类型相同,并且其中,所述半导体器件是MOS-FET器件。
20.根据权利要求12所述的半导体器件,其中,所述第一源极/漏极区的导电类型与所述第二源极/漏极区的导电类型相反,并且其中,所述半导体器件是隧道FET器件。
21.一种制造半导体器件的方法,所述方法包括:
在衬底的表面上形成第一源极/漏极区;
由第一半导体材料在所述第一源极/漏极区上形成垂直沟道区,并且所述垂直沟道区具有与所述衬底的所述表面平行的第一宽度;
由第二半导体材料在所述垂直沟道区上形成第二源极/漏极区,并且所述第二源极/漏极区具有与所述第一宽度平行并且大体上大于所述第一宽度的第二宽度;以及
在所述垂直沟道区的部分上形成栅极叠置体,并且所述栅极叠置体完全包围所述部分。
22.根据权利要求21所述的方法,其中,在所述垂直沟道区上形成所述第二源极/漏极区包括在所述第一半导体材料上外延生长所述第二半导体材料。
23.根据权利要求22所述的方法,其中,在所述第一半导体材料上外延生长所述第二半导体材料包括外延生长与所述第一半导体材料晶格失配的所述第二半导体材料。
24.根据权利要求21所述的方法,其中,形成所述第一源极/漏极区包括形成漏极区,并且其中,形成所述第二源极/漏极区包括形成源极区。
25.根据权利要求21所述的方法,其中,形成所述第一源极/漏极区包括形成源极区,并且其中,形成所述第二源极/漏极区包括形成漏极区。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2014/032204 WO2015147866A1 (en) | 2014-03-28 | 2014-03-28 | Selectively regrown top contact for vertical semiconductor devices |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106170867A true CN106170867A (zh) | 2016-11-30 |
CN106170867B CN106170867B (zh) | 2020-02-14 |
Family
ID=54196180
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201480076339.8A Expired - Fee Related CN106170867B (zh) | 2014-03-28 | 2014-03-28 | 用于垂直型半导体器件的选择性再生长顶部接触部 |
Country Status (6)
Country | Link |
---|---|
US (1) | US10727339B2 (zh) |
EP (1) | EP3123520A4 (zh) |
KR (1) | KR102168936B1 (zh) |
CN (1) | CN106170867B (zh) |
TW (2) | TWI608548B (zh) |
WO (1) | WO2015147866A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109904161A (zh) * | 2017-12-07 | 2019-06-18 | 三星电子株式会社 | 半导体器件 |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10727339B2 (en) * | 2014-03-28 | 2020-07-28 | Intel Corporation | Selectively regrown top contact for vertical semiconductor devices |
US9748382B1 (en) | 2016-10-24 | 2017-08-29 | International Business Machines Corporation | Self aligned top extension formation for vertical transistors |
US10424670B2 (en) * | 2016-12-30 | 2019-09-24 | Intel Corporation | Display panel with reduced power consumption |
WO2018208717A1 (en) | 2017-05-08 | 2018-11-15 | Micron Technology, Inc. | Memory arrays |
US11043499B2 (en) | 2017-07-27 | 2021-06-22 | Micron Technology, Inc. | Memory arrays comprising memory cells |
US11081483B2 (en) | 2017-09-29 | 2021-08-03 | Intel Corporation | CMOS circuit with a group III-nitride transistor and method of providing same |
US10535754B2 (en) * | 2018-06-05 | 2020-01-14 | International Business Machines Corporation | Method and structure for forming a vertical field-effect transistor |
US11276780B2 (en) | 2018-06-29 | 2022-03-15 | Intel Corporation | Transistor contact area enhancement |
US10950618B2 (en) | 2018-11-29 | 2021-03-16 | Micron Technology, Inc. | Memory arrays |
US11189693B2 (en) | 2019-05-02 | 2021-11-30 | International Business Machines Corporation | Transistor having reduced contact resistance |
US10832964B1 (en) | 2019-07-15 | 2020-11-10 | International Business Machines Corporatior | Replacement contact formation for gate contact over active region with selective metal growth |
US11004750B2 (en) | 2019-09-16 | 2021-05-11 | International Business Machines Corporation | Middle of the line contact formation |
US11227801B2 (en) | 2020-03-19 | 2022-01-18 | International Business Machines Corporation | Formation of contacts for semiconductor devices |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6660590B2 (en) * | 2001-12-31 | 2003-12-09 | Hynix Semiconductor Inc. | Vertical transistor and method of manufacturing thereof |
WO2008079077A2 (en) * | 2006-12-22 | 2008-07-03 | Qunano Ab | Nanoelectronic structure and method of producing such |
US7709326B2 (en) * | 2004-09-01 | 2010-05-04 | Micron Technology, Inc. | Methods of forming layers comprising epitaxial silicon |
US20100213539A1 (en) * | 2008-01-29 | 2010-08-26 | Unisantis Electronics (Japan) Ltd. | Semiconductor device and production method therefor |
Family Cites Families (158)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US56379A (en) * | 1866-07-17 | cowan | ||
US20381A (en) * | 1858-05-25 | Attachment for opening and closing dooes | ||
US4554570A (en) * | 1982-06-24 | 1985-11-19 | Rca Corporation | Vertically integrated IGFET device |
JP2991489B2 (ja) * | 1990-11-30 | 1999-12-20 | 株式会社東芝 | 半導体装置 |
US5612563A (en) * | 1992-03-02 | 1997-03-18 | Motorola Inc. | Vertically stacked vertical transistors used to form vertical logic gate structures |
US5324673A (en) * | 1992-11-19 | 1994-06-28 | Motorola, Inc. | Method of formation of vertical transistor |
US6060746A (en) * | 1997-02-11 | 2000-05-09 | International Business Machines Corporation | Power transistor having vertical FETs and method for making same |
US6337497B1 (en) * | 1997-05-16 | 2002-01-08 | International Business Machines Corporation | Common source transistor capacitor stack |
US6027975A (en) | 1998-08-28 | 2000-02-22 | Lucent Technologies Inc. | Process for fabricating vertical transistors |
US5960282A (en) * | 1998-12-04 | 1999-09-28 | United Semiconductor Corp. | Method for fabricating a dynamic random access memory with a vertical pass transistor |
JP4246400B2 (ja) * | 1999-05-13 | 2009-04-02 | 株式会社日立製作所 | 半導体記憶装置 |
US7205604B2 (en) * | 2001-03-13 | 2007-04-17 | International Business Machines Corporation | Ultra scalable high speed heterojunction vertical n-channel MISFETs and methods thereof |
JP4108537B2 (ja) * | 2003-05-28 | 2008-06-25 | 富士雄 舛岡 | 半導体装置 |
US6943407B2 (en) * | 2003-06-17 | 2005-09-13 | International Business Machines Corporation | Low leakage heterojunction vertical transistors and high performance devices thereof |
TWI294670B (en) * | 2003-06-17 | 2008-03-11 | Ibm | Ultra scalable high speed heterojunction vertical n-channel misfets and methods thereof |
US20070029623A1 (en) | 2003-12-05 | 2007-02-08 | National Inst Of Adv Industrial Science And Tech | Dual-gate field effect transistor |
JP5170958B2 (ja) | 2004-01-30 | 2013-03-27 | ルネサスエレクトロニクス株式会社 | 電界効果型トランジスタおよびその製造方法 |
US7259420B2 (en) * | 2004-07-28 | 2007-08-21 | International Business Machines Corporation | Multiple-gate device with floating back gate |
US7132355B2 (en) * | 2004-09-01 | 2006-11-07 | Micron Technology, Inc. | Method of forming a layer comprising epitaxial silicon and a field effect transistor |
US20060113524A1 (en) * | 2004-12-01 | 2006-06-01 | Colin Bill | Polymer-based transistor devices, methods, and systems |
DE602005023125D1 (de) * | 2005-04-27 | 2010-10-07 | St Microelectronics Srl | Vertikaler MOSFET Transistor als Auswahltransistor für nichtflüchtige Speichereinrichtung betrieben |
US7439576B2 (en) * | 2005-08-29 | 2008-10-21 | Micron Technology, Inc. | Ultra-thin body vertical tunneling transistor |
US20070148939A1 (en) * | 2005-12-22 | 2007-06-28 | International Business Machines Corporation | Low leakage heterojunction vertical transistors and high performance devices thereof |
US9579356B2 (en) * | 2006-01-25 | 2017-02-28 | Reliv International Inc. | Dietary supplements for reducing cholesterol levels |
US7977736B2 (en) * | 2006-02-23 | 2011-07-12 | Samsung Electronics Co., Ltd. | Vertical channel transistors and memory devices including vertical channel transistors |
JP5229635B2 (ja) * | 2006-04-04 | 2013-07-03 | マイクロン テクノロジー, インク. | サラウンディングゲートを有するナノワイヤ・トランジスタ |
US8049203B2 (en) * | 2006-12-22 | 2011-11-01 | Qunano Ab | Nanoelectronic structure and method of producing such |
JP5466816B2 (ja) * | 2007-08-09 | 2014-04-09 | ピーエスフォー ルクスコ エスエイアールエル | 縦型mosトランジスタの製造方法 |
US8896056B2 (en) * | 2007-12-05 | 2014-11-25 | Unisantis Electronics Singapore Pte Ltd. | Surrounding gate transistor semiconductor device |
US7935598B2 (en) * | 2007-12-24 | 2011-05-03 | Hynix Semiconductor Inc. | Vertical channel transistor and method of fabricating the same |
US8598650B2 (en) * | 2008-01-29 | 2013-12-03 | Unisantis Electronics Singapore Pte Ltd. | Semiconductor device and production method therefor |
JP5317343B2 (ja) * | 2009-04-28 | 2013-10-16 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | 半導体装置及びその製造方法 |
US7759729B2 (en) | 2008-02-07 | 2010-07-20 | International Business Machines Corporation | Metal-oxide-semiconductor device including an energy filter |
KR101417764B1 (ko) * | 2008-09-26 | 2014-07-09 | 삼성전자주식회사 | 수직형 반도체 소자 및 이의 제조 방법 |
JP5525156B2 (ja) * | 2008-12-09 | 2014-06-18 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置、および該半導体装置の製造方法 |
JP2010171090A (ja) * | 2009-01-20 | 2010-08-05 | Elpida Memory Inc | 半導体装置および半導体装置の製造方法 |
US8816391B2 (en) * | 2009-04-01 | 2014-08-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Source/drain engineering of devices with high-mobility channels |
JP2010287739A (ja) * | 2009-06-11 | 2010-12-24 | Elpida Memory Inc | 半導体装置および半導体装置の製造方法 |
EP2267782A3 (en) * | 2009-06-24 | 2013-03-13 | Imec | Control of tunneling junction in a hetero tunnel field effect transistor |
US8362575B2 (en) * | 2009-09-29 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Controlling the shape of source/drain regions in FinFETs |
JP2011103340A (ja) * | 2009-11-10 | 2011-05-26 | Elpida Memory Inc | 半導体装置、半導体チップ及び半導体装置の製造方法 |
US8263451B2 (en) | 2010-02-26 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Epitaxy profile engineering for FinFETs |
WO2011121776A1 (ja) | 2010-03-31 | 2011-10-06 | 株式会社 東芝 | 半導体装置の製造方法 |
CN103038886A (zh) | 2010-05-25 | 2013-04-10 | Ssscip有限公司 | 反向偏压下栅极-源极泄漏降低的自对准半导体装置及制作方法 |
US8753942B2 (en) | 2010-12-01 | 2014-06-17 | Intel Corporation | Silicon and silicon germanium nanowire structures |
JP2013069885A (ja) * | 2011-09-22 | 2013-04-18 | Toshiba Corp | 半導体装置およびその製造方法 |
US8735869B2 (en) | 2012-09-27 | 2014-05-27 | Intel Corporation | Strained gate-all-around semiconductor devices formed on globally or locally isolated substrates |
WO2014070600A1 (en) * | 2012-10-29 | 2014-05-08 | Matheson Tri-Gas, Inc. | Methods for selective and conformal epitaxy of highly doped si-containing materials for three dimensional structures |
US20140201151A1 (en) * | 2013-01-11 | 2014-07-17 | Commvault Systems, Inc. | Systems and methods to select files for restoration from block-level backup for virtual machines |
US9368619B2 (en) * | 2013-02-08 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for inducing strain in vertical semiconductor columns |
US9466668B2 (en) * | 2013-02-08 | 2016-10-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Inducing localized strain in vertical nanowire transistors |
US9048317B2 (en) * | 2013-07-31 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure of semiconductor device |
US9214556B2 (en) * | 2013-08-09 | 2015-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned dual-metal silicide and germanide formation |
KR20150020847A (ko) * | 2013-08-19 | 2015-02-27 | 에스케이하이닉스 주식회사 | 3차원 반도체 장치, 이를 구비하는 저항 변화 메모리 장치, 및 그 제조방법 |
EP3127163A4 (en) * | 2014-03-28 | 2017-11-29 | Intel Corporation | Aspect ratio trapping (art) for fabricating vertical semiconductor devices |
US10727339B2 (en) * | 2014-03-28 | 2020-07-28 | Intel Corporation | Selectively regrown top contact for vertical semiconductor devices |
US9847233B2 (en) * | 2014-07-29 | 2017-12-19 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device and formation thereof |
WO2016022260A1 (en) * | 2014-08-06 | 2016-02-11 | Applied Materials, Inc. | A method of modifying epitaxial growth shape on source drain area of transistor |
US10164108B2 (en) * | 2014-10-17 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor (FinFET) device and method for forming the same |
US9391201B2 (en) * | 2014-11-25 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Source/drain structure and manufacturing the same |
US9299835B1 (en) * | 2014-12-04 | 2016-03-29 | International Business Machines Corporation | Vertical field effect transistors |
US10950722B2 (en) * | 2014-12-31 | 2021-03-16 | Stmicroelectronics, Inc. | Vertical gate all-around transistor |
US9564493B2 (en) * | 2015-03-13 | 2017-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices having a semiconductor material that is semimetal in bulk and methods of forming the same |
US9385195B1 (en) * | 2015-03-31 | 2016-07-05 | Stmicroelectronics, Inc. | Vertical gate-all-around TFET |
US9450047B1 (en) * | 2015-03-31 | 2016-09-20 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure having enlarged regrowth regions and manufacturing method of the same |
US9312383B1 (en) * | 2015-08-12 | 2016-04-12 | International Business Machines Corporation | Self-aligned contacts for vertical field effect transistors |
US9368572B1 (en) * | 2015-11-21 | 2016-06-14 | International Business Machines Corporation | Vertical transistor with air-gap spacer |
US9570356B1 (en) * | 2015-12-07 | 2017-02-14 | International Business Machines Corporation | Multiple gate length vertical field-effect-transistors |
US9431305B1 (en) * | 2015-12-18 | 2016-08-30 | International Business Machines Corporation | Vertical transistor fabrication and devices |
US9805935B2 (en) * | 2015-12-31 | 2017-10-31 | International Business Machines Corporation | Bottom source/drain silicidation for vertical field-effect transistor (FET) |
US10103262B2 (en) * | 2016-01-12 | 2018-10-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming a finFET structure with high quality EPI film |
US9443982B1 (en) * | 2016-02-08 | 2016-09-13 | International Business Machines Corporation | Vertical transistor with air gap spacers |
US10141426B2 (en) * | 2016-02-08 | 2018-11-27 | International Business Macahines Corporation | Vertical transistor device |
US9685409B1 (en) * | 2016-03-28 | 2017-06-20 | International Business Machines Corporation | Top metal contact for vertical transistor structures |
US9780194B1 (en) * | 2016-03-28 | 2017-10-03 | International Business Machines Corporation | Vertical transistor structure with reduced parasitic gate capacitance |
US9711618B1 (en) * | 2016-03-31 | 2017-07-18 | International Business Machines Corporation | Fabrication of vertical field effect transistor structure with controlled gate length |
US9780088B1 (en) * | 2016-03-31 | 2017-10-03 | International Business Machines Corporation | Co-fabrication of vertical diodes and fin field effect transistors on the same substrate |
US9929144B2 (en) * | 2016-04-15 | 2018-03-27 | International Business Machines Corporation | Laterally diffused metal oxide semiconductor device integrated with vertical field effect transistor |
US9799655B1 (en) * | 2016-04-25 | 2017-10-24 | International Business Machines Corporation | Flipped vertical field-effect-transistor |
US9761726B1 (en) * | 2016-04-27 | 2017-09-12 | International Business Machines Corporation | Vertical field effect transistor with undercut buried insulating layer to improve contact resistance |
US9607899B1 (en) * | 2016-04-27 | 2017-03-28 | International Business Machines Corporation | Integration of vertical transistors with 3D long channel transistors |
US9728466B1 (en) * | 2016-04-28 | 2017-08-08 | International Business Machines Corporation | Vertical field effect transistors with metallic source/drain regions |
US9773913B1 (en) * | 2016-05-06 | 2017-09-26 | International Business Machines Corporation | Vertical field effect transistor with wrap around metallic bottom contact to improve contact resistance |
US9735246B1 (en) * | 2016-05-11 | 2017-08-15 | International Business Machines Corporation | Air-gap top spacer and self-aligned metal gate for vertical fets |
US9755073B1 (en) * | 2016-05-11 | 2017-09-05 | International Business Machines Corporation | Fabrication of vertical field effect transistor structure with strained channels |
US9640667B1 (en) * | 2016-05-17 | 2017-05-02 | International Business Machines Corporation | III-V vertical field effect transistors with tunable bandgap source/drain regions |
US9614087B1 (en) * | 2016-05-17 | 2017-04-04 | International Business Machines Corporation | Strained vertical field-effect transistor (FET) and method of forming the same |
US10170575B2 (en) * | 2016-05-17 | 2019-01-01 | International Business Machines Corporation | Vertical transistors with buried metal silicide bottom contact |
US9728542B1 (en) * | 2016-05-25 | 2017-08-08 | International Business Machines Corporation | High density programmable e-fuse co-integrated with vertical FETs |
US10083871B2 (en) * | 2016-06-09 | 2018-09-25 | International Business Machines Corporation | Fabrication of a vertical transistor with self-aligned bottom source/drain |
US9859301B1 (en) * | 2016-06-09 | 2018-01-02 | International Business Machines Corporation | Methods for forming hybrid vertical transistors |
US9786758B1 (en) * | 2016-06-13 | 2017-10-10 | International Business Machines Corporation | Vertical Schottky barrier FET |
US9954101B2 (en) * | 2016-06-15 | 2018-04-24 | International Business Machines Corporation | Precise junction placement in vertical semiconductor devices using etch stop layers |
US9859388B1 (en) * | 2016-06-17 | 2018-01-02 | International Business Machines Corporation | Uniform vertical field effect transistor spacers |
US9627511B1 (en) * | 2016-06-21 | 2017-04-18 | International Business Machines Corporation | Vertical transistor having uniform bottom spacers |
US9905663B2 (en) * | 2016-06-24 | 2018-02-27 | International Business Machines Corporation | Fabrication of a vertical fin field effect transistor with a reduced contact resistance |
US10014391B2 (en) * | 2016-06-28 | 2018-07-03 | International Business Machines Corporation | Vertical transport field effect transistor with precise gate length definition |
US9748380B1 (en) * | 2016-06-29 | 2017-08-29 | International Business Machines Corporation | Vertical transistor including a bottom source/drain region, a gate structure, and an air gap formed between the bottom source/drain region and the gate structure |
US9882048B2 (en) * | 2016-06-30 | 2018-01-30 | International Business Machines Corporation | Gate cut on a vertical field effect transistor with a defined-width inorganic mask |
US9755071B1 (en) * | 2016-06-30 | 2017-09-05 | International Business Machines Corporation | Merged gate for vertical transistors |
US11056391B2 (en) * | 2016-06-30 | 2021-07-06 | International Business Machines Corporation | Subtractive vFET process flow with replacement metal gate and metallic source/drain |
US10141232B2 (en) * | 2016-06-30 | 2018-11-27 | International Business Machines Corporation | Vertical CMOS devices with common gate stacks |
US10424515B2 (en) * | 2016-06-30 | 2019-09-24 | International Business Machines Corporation | Vertical FET devices with multiple channel lengths |
US10153367B2 (en) * | 2016-07-11 | 2018-12-11 | International Business Machines Corporation | Gate length controlled vertical FETs |
US9935101B2 (en) * | 2016-07-27 | 2018-04-03 | International Business Machines Corporation | Vertical field effect transistor with uniform gate length |
US9837405B1 (en) * | 2016-08-02 | 2017-12-05 | International Business Machines Corporation | Fabrication of a vertical fin field effect transistor having a consistent channel width |
US9941391B2 (en) * | 2016-08-12 | 2018-04-10 | International Business Machines Corporation | Method of forming vertical transistor having dual bottom spacers |
US9859420B1 (en) * | 2016-08-18 | 2018-01-02 | International Business Machines Corporation | Tapered vertical FET having III-V channel |
US10541128B2 (en) * | 2016-08-19 | 2020-01-21 | International Business Machines Corporation | Method for making VFET devices with ILD protection |
US9799647B1 (en) * | 2016-08-22 | 2017-10-24 | International Business Machines Corporation | Integrated device with P-I-N diodes and vertical field effect transistors |
US9917090B1 (en) * | 2016-08-22 | 2018-03-13 | International Business Machines Corporation | Vertical antifuse structures |
US10229919B2 (en) * | 2016-08-25 | 2019-03-12 | International Business Machines Corporation | Vertical field effect transistor including integrated antifuse |
US9735253B1 (en) * | 2016-08-26 | 2017-08-15 | International Business Machines Corporation | Closely packed vertical transistors with reduced contact resistance |
US10580901B2 (en) * | 2016-09-02 | 2020-03-03 | International Business Machines Corporation | Stacked series connected VFETs for high voltage applications |
US9653465B1 (en) * | 2016-09-12 | 2017-05-16 | International Business Machines Corporation | Vertical transistors having different gate lengths |
US9704990B1 (en) * | 2016-09-19 | 2017-07-11 | International Business Machines Corporation | Vertical FET with strained channel |
US9647112B1 (en) * | 2016-09-22 | 2017-05-09 | International Business Machines Corporation | Fabrication of strained vertical P-type field effect transistors by bottom condensation |
US9780100B1 (en) * | 2016-09-23 | 2017-10-03 | International Business Machines Corporation | Vertical floating gate memory with variable channel doping profile |
US9768166B1 (en) * | 2016-09-26 | 2017-09-19 | International Business Machines Corporation | Integrated LDMOS and VFET transistors |
US10134642B2 (en) * | 2016-09-28 | 2018-11-20 | International Business Machines Corporation | Semiconductor device and method of forming the semiconductor device |
US9859172B1 (en) * | 2016-09-29 | 2018-01-02 | International Business Machines Corporation | Bipolar transistor compatible with vertical FET fabrication |
US9786760B1 (en) * | 2016-09-29 | 2017-10-10 | International Business Machines Corporation | Air gap and air spacer pinch off |
US9716170B1 (en) * | 2016-09-30 | 2017-07-25 | International Business Machines Corporation | Reduced capacitance in vertical transistors by preventing excessive overlap between the gate and the source/drain |
US9935102B1 (en) * | 2016-10-05 | 2018-04-03 | International Business Machines Corporation | Method and structure for improving vertical transistor |
US9728635B1 (en) * | 2016-10-13 | 2017-08-08 | International Business Machines Corporation | Uniform gate length in vertical field effect transistors |
US9741626B1 (en) * | 2016-10-20 | 2017-08-22 | International Business Machines Corporation | Vertical transistor with uniform bottom spacer formed by selective oxidation |
US9748382B1 (en) * | 2016-10-24 | 2017-08-29 | International Business Machines Corporation | Self aligned top extension formation for vertical transistors |
US9773901B1 (en) * | 2016-10-26 | 2017-09-26 | International Business Machines Corporation | Bottom spacer formation for vertical transistor |
US9748359B1 (en) * | 2016-10-27 | 2017-08-29 | International Business Machines Corporation | Vertical transistor bottom spacer formation |
US10535652B2 (en) * | 2016-10-27 | 2020-01-14 | International Business Machines Corporation | Fabrication of vertical fin field effect transistors having top air spacers and a self-aligned top junction |
US9704991B1 (en) * | 2016-10-31 | 2017-07-11 | International Business Machines Corporation | Gate height and spacer uniformity |
US9899515B1 (en) * | 2016-10-31 | 2018-02-20 | International Business Machines Corporation | Fabrication of a pair of vertical fin field effect transistors having a merged top source/drain |
US9865730B1 (en) * | 2016-10-31 | 2018-01-09 | International Business Machines Corporation | VTFET devices utilizing low temperature selective epitaxy |
US9761712B1 (en) * | 2016-10-31 | 2017-09-12 | International Business Machines Corporation | Vertical transistors with merged active area regions |
US10249542B2 (en) * | 2017-01-12 | 2019-04-02 | International Business Machines Corporation | Self-aligned doping in source/drain regions for low contact resistance |
US9935195B1 (en) * | 2017-01-12 | 2018-04-03 | International Business Machines Corporation | Reduced resistance source and drain extensions in vertical field effect transistors |
US9812443B1 (en) * | 2017-01-13 | 2017-11-07 | International Business Machines Corporation | Forming vertical transistors and metal-insulator-metal capacitors on the same chip |
US9859166B1 (en) * | 2017-01-24 | 2018-01-02 | International Business Machines Corporation | Vertical field effect transistor having U-shaped top spacer |
US9929246B1 (en) * | 2017-01-24 | 2018-03-27 | International Business Machines Corporation | Forming air-gap spacer for vertical field effect transistor |
US9991267B1 (en) * | 2017-01-25 | 2018-06-05 | International Business Machines Corporation | Forming eDRAM unit cell with VFET and via capacitance |
US10312132B2 (en) * | 2017-01-25 | 2019-06-04 | International Business Machines Corporation | Forming sacrificial endpoint layer for deep STI recess |
US10283620B2 (en) * | 2017-01-26 | 2019-05-07 | International Business Machines Corporation | Approach to control over-etching of bottom spacers in vertical fin field effect transistor devices |
US9934977B1 (en) * | 2017-01-27 | 2018-04-03 | International Business Machines Corporation | Salicide bottom contacts |
US9960254B1 (en) * | 2017-02-06 | 2018-05-01 | International Business Machines Corporation | Replacement metal gate scheme with self-alignment gate for vertical field effect transistors |
US9870952B1 (en) * | 2017-02-07 | 2018-01-16 | International Business Machines Corporation | Formation of VFET and finFET |
US9799570B1 (en) * | 2017-02-13 | 2017-10-24 | International Business Machines Corporation | Fabrication of vertical field effect transistors with uniform structural profiles |
US10546857B2 (en) * | 2017-02-16 | 2020-01-28 | International Business Machines Corporation | Vertical transistor transmission gate with adjacent NFET and PFET |
US9876015B1 (en) * | 2017-02-16 | 2018-01-23 | International Business Machines Corporation | Tight pitch inverter using vertical transistors |
US10199464B2 (en) * | 2017-02-21 | 2019-02-05 | International Business Machines Corporation | Techniques for VFET top source/drain epitaxy |
US9953973B1 (en) * | 2017-03-15 | 2018-04-24 | International Business Machines Corporation | Diode connected vertical transistor |
US9893207B1 (en) * | 2017-03-17 | 2018-02-13 | International Business Machines Corporation | Programmable read only memory (ROM) integrated in tight pitch vertical transistor structures |
US9947649B1 (en) * | 2017-04-17 | 2018-04-17 | International Business Machines Corporation | Large area electrostatic dischage for vertical transistor structures |
US9954102B1 (en) * | 2017-04-20 | 2018-04-24 | International Business Machines Corporation | Vertical field effect transistor with abrupt extensions at a bottom source/drain structure |
US9991365B1 (en) * | 2017-04-26 | 2018-06-05 | International Business Machines Corporation | Forming vertical transport field effect transistors with uniform bottom spacer thickness |
US9960272B1 (en) * | 2017-05-16 | 2018-05-01 | International Business Machines Corporation | Bottom contact resistance reduction on VFET |
US10020381B1 (en) * | 2017-05-17 | 2018-07-10 | International Business Machines Corporation | Embedded bottom metal contact formed by a self-aligned contact process for vertical transistors |
US9991359B1 (en) * | 2017-06-15 | 2018-06-05 | International Business Machines Corporation | Vertical transistor gated diode |
US10056379B1 (en) * | 2017-07-28 | 2018-08-21 | International Business Machines Corporation | Low voltage (power) junction FET with all-around junction gate |
-
2014
- 2014-03-28 US US15/119,674 patent/US10727339B2/en active Active
- 2014-03-28 WO PCT/US2014/032204 patent/WO2015147866A1/en active Application Filing
- 2014-03-28 CN CN201480076339.8A patent/CN106170867B/zh not_active Expired - Fee Related
- 2014-03-28 KR KR1020167023136A patent/KR102168936B1/ko active IP Right Grant
- 2014-03-28 EP EP14887440.7A patent/EP3123520A4/en active Pending
-
2015
- 2015-01-19 TW TW105126601A patent/TWI608548B/zh active
- 2015-01-19 TW TW104101665A patent/TWI556322B/zh active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6660590B2 (en) * | 2001-12-31 | 2003-12-09 | Hynix Semiconductor Inc. | Vertical transistor and method of manufacturing thereof |
US7709326B2 (en) * | 2004-09-01 | 2010-05-04 | Micron Technology, Inc. | Methods of forming layers comprising epitaxial silicon |
WO2008079077A2 (en) * | 2006-12-22 | 2008-07-03 | Qunano Ab | Nanoelectronic structure and method of producing such |
US20100213539A1 (en) * | 2008-01-29 | 2010-08-26 | Unisantis Electronics (Japan) Ltd. | Semiconductor device and production method therefor |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109904161A (zh) * | 2017-12-07 | 2019-06-18 | 三星电子株式会社 | 半导体器件 |
CN109904161B (zh) * | 2017-12-07 | 2024-05-03 | 三星电子株式会社 | 半导体器件 |
Also Published As
Publication number | Publication date |
---|---|
KR102168936B1 (ko) | 2020-10-22 |
US20170012126A1 (en) | 2017-01-12 |
CN106170867B (zh) | 2020-02-14 |
TWI556322B (zh) | 2016-11-01 |
WO2015147866A1 (en) | 2015-10-01 |
TWI608548B (zh) | 2017-12-11 |
EP3123520A1 (en) | 2017-02-01 |
TW201717284A (zh) | 2017-05-16 |
TW201537643A (zh) | 2015-10-01 |
US10727339B2 (en) | 2020-07-28 |
EP3123520A4 (en) | 2017-11-22 |
KR20160137969A (ko) | 2016-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11127841B2 (en) | Confined epitaxial regions for semiconductor devices and methods of fabricating semiconductor devices having confined epitaxial regions | |
CN106170867A (zh) | 用于垂直型半导体器件的选择性再生长顶部接触部 | |
CN104054181B (zh) | 全包围栅晶体管的可变栅极宽度 | |
CN106170868B (zh) | 用于制造垂直半导体器件的深宽比捕获(art) | |
CN106415800A (zh) | 自对准栅极边缘和局部互连件及其制造方法 | |
US20160190319A1 (en) | Non-Planar Semiconductor Devices having Multi-Layered Compliant Substrates | |
CN104160507A (zh) | 在三栅极(finfet)工艺上集成多个栅极电介质晶体管的方法 | |
CN110400801A (zh) | 用于非平面半导体器件架构的精密电阻器 | |
CN107615490A (zh) | 在牺牲核上经由包覆的晶体管鳍形成 | |
CN107660311A (zh) | 在替代沟道finfet中的子鳍状物侧壁钝化 | |
CN107924875A (zh) | 混合三栅极和纳米线cmos器件架构 | |
CN105960710A (zh) | 用于迁移率改进的n-mos的拉伸的源极漏极iii-v族晶体管 | |
CN105655334A (zh) | 在三栅极(finfet)工艺上集成多个栅极电介质晶体管的方法 | |
US11081570B2 (en) | Transistors with lattice matched gate structure | |
US20230187507A1 (en) | Wrap-around contact with reduced resistance |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20200214 Termination date: 20210328 |