CN106935646B - 埋藏沟道晶体管及其形成方法 - Google Patents

埋藏沟道晶体管及其形成方法 Download PDF

Info

Publication number
CN106935646B
CN106935646B CN201511021410.5A CN201511021410A CN106935646B CN 106935646 B CN106935646 B CN 106935646B CN 201511021410 A CN201511021410 A CN 201511021410A CN 106935646 B CN106935646 B CN 106935646B
Authority
CN
China
Prior art keywords
region
type
impurity ions
doped
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201511021410.5A
Other languages
English (en)
Other versions
CN106935646A (zh
Inventor
邱慈云
克里夫·德劳利
辜良智
江宇雷
余达强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Shanghai Corp
Semiconductor Manufacturing International Beijing Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Semiconductor Manufacturing International Beijing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai Corp, Semiconductor Manufacturing International Beijing Corp filed Critical Semiconductor Manufacturing International Shanghai Corp
Priority to CN201511021410.5A priority Critical patent/CN106935646B/zh
Priority to EP16207183.1A priority patent/EP3188226A1/en
Priority to US15/394,592 priority patent/US10062704B2/en
Publication of CN106935646A publication Critical patent/CN106935646A/zh
Application granted granted Critical
Publication of CN106935646B publication Critical patent/CN106935646B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7838—Field effect transistors with field effect produced by an insulated gate without inversion channel, e.g. buried channel lateral MISFETs, normally-on lateral MISFETs, depletion-mode lateral MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/82345—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0688—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions characterised by the particular shape of a junction between semiconductor regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107—Substrate region of field-effect devices
    • H01L29/1075—Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table further characterised by the doping material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

一种埋藏沟道晶体管及其形成方法，所述形成方法包括：提供半导体衬底，在所述半导体衬底内形成阱区；在阱区内形成反型掺杂区，反型掺杂区中掺杂的类型与阱区中掺杂的类型相反，且反型掺杂区的深度小于阱区的深度；在所述反型掺杂区的上方的半导体衬底表面上形成栅极结构，所述栅极结构包括栅介质层和位于栅介质层上的栅电极，所述栅电极的中掺杂有杂质离子，所述栅电极中掺杂的类型与阱区的类型相同；在所述栅极结构两侧的半导体衬底内形成源区和漏区，所述源区和漏区中掺杂类型与阱区中的杂质离子类型相反，源区和漏区的深度小于阱区的深度且大于反型掺杂区的深度。本发明方法形成的晶体管防止了闪烁噪音的产生，提高了器件的性能。

Description

埋藏沟道晶体管及其形成方法
技术领域
本发明涉及半导体制作领域，特别涉及一种埋藏沟道晶体管及其形成方法。
背景技术
金属-氧化物-半导体(MOS)晶体管是半导体制造中的最基本器件，其广泛适用于各种集成电路中，根据主要载流子以及制造时的掺杂类型不同，分为NMOS和PMOS晶体管。
现有技术提供了一种MOS晶体管的制作方法。包括：提供半导体基底，在所述半导体基底形成隔离结构，所述隔离结构之间的半导体基底为有源区，在所述有源区内形成阱区(未示出)；通过第一离子注入在阱区表面掺杂杂质离子，以调节后续形成的晶体管的阈值电压；在所述隔离结构之间的半导体基底上依次形成栅介质层和栅电极，所述栅介质层和栅电极构成栅极结构；进行氧化工艺，形成覆盖所述栅极结构的氧化层；进行浅掺杂离子注入，在栅极结构两侧的半导体基底内形成源/漏延伸区；以所述栅极结构为掩膜，对栅极结构两侧的阱区进行深掺杂离子注入，深掺杂离子注入的能量和剂量大于浅掺杂离子注入的能量和剂量，在栅极结构两侧的阱区内形成源区和漏区，所述源区和漏区的深度大于源/漏延伸区的深度。
但是，现有技术形成的晶体管的性能仍有待提升。
发明内容
本发明解决的问题是怎样防止现有的晶体管的闪烁噪音的产生。
为解决上述问题，本发明提供了一种埋藏沟道晶体管的形成方法，包括：
提供半导体衬底，在所述半导体衬底内形成阱区；在所述阱区内形成反型掺杂区，所述反型掺杂区中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相反，且反型掺杂区的深度小于阱区的深度；在所述反型掺杂区的上方的半导体衬底表面上形成栅极结构，所述栅极结构包括栅介质层和位于栅介质层上的栅电极，所述栅电极的中掺杂有杂质离子，所述栅电极中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相同；在所述栅极结构两侧的半导体衬底内形成源区和漏区，所述源区和漏区中掺杂的杂质离子的类型与阱区中的杂质离子类型相反，源区和漏区的深度小于阱区的深度且大于反型掺杂区的深度。
可选的，当形成的晶体管为N型的晶体管时，所述阱区中掺杂的杂质离子中的杂质离子类型为P型，反型掺杂区中掺杂的杂质离子的类型为N型，栅电极中掺杂的杂质离子的类型为P型，源区和漏区中掺杂的杂质离子的类型为N型。
可选的，当形成的晶体管为P型的晶体管时，所述阱区中掺杂的杂质离子中的杂质离子类型为N型，反型掺杂区中掺杂的杂质离子的类型为P型，栅电极中掺杂的杂质离子的类型为N型，源区和漏区中掺杂的杂质离子的类型为P型。
可选的，所述杂质离子类型为N型时，所述杂质离子为磷离子、砷离子或锑离子中的一种或几种；所述杂质离子类型为P型时，所述杂质离子为硼离子、镓离子或铟离子中的一种或几种。
可选的，所述反型掺杂区的形成工艺为离子注入。
可选的，晶体管工作时，所述反型掺杂区与阱区之间形成的PN结作为埋藏沟道。
可选的，所述反型掺杂区的宽度大于栅电极的宽度。
可选的，所述栅介质层和栅电极的形成过程为：在所述半导体衬底表面上形成栅介质材料层；在所述栅介质材料层表面形成栅电极材料层，所述栅电极材料层中掺杂有掺杂离子；在所述栅电极材料层表面形成图形化的硬掩膜层；以所述图形化的硬掩膜层为掩膜，刻蚀所述栅电极材料层和栅介质材料层，在半导体衬底表面上形成栅介质层和栅电极。
可选的，通过离子注入工艺在栅电极材料层中掺杂杂质离子，或者通过原位自掺杂工艺在栅电极材料层中掺杂杂质离子。
可选的，所述栅极结构还包括位于栅介质层和栅电极的两侧侧壁的侧墙。
可选的，所述源区和漏区的形成过程为：以硬掩膜层和栅极结构为掩膜，对栅极结构两侧的半导体衬底进行离子注入，在栅极结构两侧的半导体衬底内形成源区和漏区。
可选的，所述源区和漏区的形成过程为：形成覆盖所述半导体衬底、栅极结构上的硬掩膜层和栅极结构的半导体材料层；刻蚀去除硬掩膜层表面上以及半导体衬底上的部分半导体材料层，在所述侧墙的表面以及侧墙两侧的半导体衬底表面上形成源漏区材料层；对所述源漏区材料层以及侧墙两侧的半导体衬底进行离子注入，形成源区和漏区。
可选的，所述半导体材料层的材料为多晶硅、硅锗或碳化硅。
可选的，在形成栅介质层和栅电极之前，还包括：在所述阱区内形成防穿通区，所述防穿通区中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相同，且防穿通区深度大于反型掺杂区的深度。
可选的，所述栅电极的杂质离子的浓度与反型掺杂区杂质离子的浓度正相关。
本发明还提供了一种埋藏沟道晶体管，包括：
半导体衬底，所述半导体衬底内形成有阱区；位于所述阱区内的反型掺杂区，所述反型掺杂区中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相反，且反型掺杂区的深度小于阱区的深度；位于所述反型掺杂区的上方的半导体衬底表面的形成栅极结构，所述栅极结构包括栅介质层和位于栅介质层上的栅电极，所述栅电极的中掺杂有杂质离子，所述栅电极中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相同；位于所述栅极结构两侧的半导体衬底内的源区和漏区，所述源区和漏区中掺杂的杂质离子的类型与阱区中的杂质离子类型相反，源区和漏区的深度小于阱区的深度且大于反型掺杂区的深度。
可选的，所述晶体管为N型的晶体管，所述阱区中掺杂的杂质离子中的杂质离子类型为P型，反型掺杂区中掺杂的杂质离子的类型为N型，栅电极中掺杂的杂质离子的类型为P型，源区和漏区中掺杂的杂质离子的类型为N型。
可选的，所述晶体管为P型的晶体管，所述阱区中掺杂的杂质离子中的杂质离子类型为N型，反型掺杂区中掺杂的杂质离子的类型为P型，栅电极中掺杂的杂质离子的类型为N型，源区和漏区中掺杂的杂质离子的类型为P型
与现有技术相比，本发明的技术方案具有以下优点：
本发明的掩埋沟道晶体管的形成方法，在形成阱区后，在阱区中形成反型掺杂区，反型掺杂区的深度小于阱区的深度，所述形成反型掺杂区位于半导体衬底的表面与阱区的底部之间，即反型掺杂区是位于半导体衬底的内部，反型掺杂区上方和下方均是与其掺杂类型相反的阱区，反型掺杂区与阱区的接触区域会形成PN结，后续在形成栅电极后，当在栅电极上施加工作电压时，PN结附近区域会形成反型区，由于PN结附近区域的势垒要小于半导体衬底表面的势垒，因而载流子会通过PN结附近区域形成的反型区传输，因而，本发明形成的晶体管载流子的传输通道是位于半导体衬底的内部，载流子的传输不会受到半导体衬底表面存在的缺陷的影响，防止了闪烁噪音的产生，提高了器件的性能；另外，所述栅电极中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相同，即栅电极中掺杂的杂质离子的类型与晶体管的类型相反，这与常规的晶体管的栅电极掺杂类型与晶体管的类型相同存在明显不同，本发明申请这样做的目的是，由于栅电极底部的阱区中形成有反型掺杂区，反型掺杂区的掺杂类型与阱区掺杂类型相同，反型掺杂区的存在会对晶体管的阈值电压产生较大的影响，栅电极中掺杂的杂质离子与反型掺杂区中掺杂杂质离子类型相反(或者与阱区中掺杂的杂质离子的类型相同)，以调节形成的晶体管的阈值电压。
本发明的掩埋沟道晶体管，反型掺杂区是位于半导体衬底的内部，反型掺杂区上方和下方均是与其掺杂类型相反的阱区，反型掺杂区与阱区的接触区域会形成PN结，后续在形成栅电极后，当在栅电极上施加工作电压时，PN结附近区域会形成反型区，由于PN结附近区域的势垒要小于半导体衬底表面的势垒，因而载流子会通过PN结附近区域形成的反型区传输，因而，本发明形成的晶体管载流子的传输通道是位于半导体衬底的内部，载流子的传输不会受到半导体衬底表面存在的缺陷的影响，防止了闪烁噪音的产生，提高了器件的性能；另外，栅电极中掺杂的杂质离子与反型掺杂区中掺杂杂质离子类型相反(或者与阱区中掺杂的杂质离子的类型相同)，以调节反型掺杂区对晶体管阈值电压的影响。
附图说明
图1～9为本发明实施例埋藏沟道晶体管的形成过程的结构示意图。
具体实施方式
如背景技术所言，现有技术形成的晶体管的性能仍有待提升，比如现有的晶体管在工作时存在1/f噪音或闪烁噪音(flicker noise)，1/f噪音或闪烁噪音的产生跟导电沟道的光滑程度具有较大的关联性，而现有的晶体管形成的导电沟道基本为表面沟道，在制作工艺中，衬底的表面的光滑性很难保证，不可避免的衬底表面会存在缺陷，缺陷的存在会影响载流子的传输，因而现有的晶体管在工作时，易产生闪烁噪音，影响了器件的性能。
为此，本发明提供了一种掩埋沟道晶体管及其形成方法，通过在阱区中形成反型掺杂区，晶体管在工作时载流子会沿着反型掺杂区与阱区之间形成PN附近区域传输，因而，本发明形成的晶体管载流子的传输通道是位于半导体衬底的内部，载流子的传输不会受到半导体衬底表面存在的缺陷的影响，防止了闪烁噪音的产生，提高了器件的性能；另外，栅电极中掺杂的杂质离子与反型掺杂区中掺杂杂质离子类型相反(或者与阱区中掺杂的杂质离子的类型相同)，以调节反型掺杂区对晶体管阈值电压的影响。
为使本发明的上述目的、特征和优点能够更为明显易懂，下面结合附图对本发明的具体实施例做详细的说明。在详述本发明实施例时，为便于说明，示意图会不依一般比例作局部放大，而且所述示意图只是示例，其在此不应限制本发明的保护范围。此外，在实际制作中应包含长度、宽度及深度的三维空间尺寸。
图1～9为本发明实施例埋藏沟道晶体管的形成过程的结构示意图。
参考图1，提供半导体衬底200，在所述半导体衬底200内形成阱区203。
所述半导体衬底200的材料可以为硅(Si)、锗(Ge)、或硅锗(GeSi)、碳化硅(SiC)；也可以是绝缘体上硅(SOI)，绝缘体上锗(GOI)；或者还可以为其它的材料，例如砷化镓等Ⅲ-Ⅴ族化合物。本实施例中，所述半导体衬底200的材料为硅。
所述阱区203通过离子注入工艺形成，根据形成的晶体管的类型不同，所述阱区203中掺杂不同类型的杂质离子，具体的，当形成的晶体管为N型的晶体管时，所述阱区中掺杂的杂质离子中的杂质离子类型为P型，P型的杂质离子可以为硼离子、镓离子或铟离子中的一种或几种；当形成的晶体管为P型的晶体管时，所述阱区中掺杂的杂质离子中的杂质离子类型为N型，N型的杂质离子可以为磷离子、砷离子或锑离子中的一种或几种。
所述半导体衬底200中还形成有若干浅沟槽隔离结构201，所述浅沟槽隔离结构201用于隔离相邻的有源区。在一实施例中，所述浅沟槽隔离结构201形成过程为：刻蚀所述半导体衬底，形成凹槽；在凹槽中填充满隔离材料，形成浅沟槽隔离结构。在另一实施例中，在凹槽中填充隔离材料之前，在所述凹槽的侧壁和底部表面上还形成衬垫层，在形成衬垫层后在衬垫层上形成填充凹槽的隔离材料层。所述衬垫层的材料可以氧化硅，所述隔离材料可以为氧化硅、氮氧化硅或碳氧化硅。
参考图2，在所述阱区203内形成反型掺杂区204，所述反型掺杂区204中掺杂的杂质离子的类型与阱区203中掺杂的杂质离子的类型相反，且反型掺杂区204的深度小于阱区203的深度。
所述反型掺杂区204的形成工艺为离子注入，所述反型掺杂区204中掺杂的杂质离子的类型与阱区203中掺杂的杂质离子的类型相反，具体的，当形成的晶体管为N型的晶体管时，所述阱区203中掺杂的杂质离子中的杂质离子类型为P型，反型掺杂区204中掺杂的杂质离子的类型为N型，N型的杂质离子可以为磷离子、砷离子或锑离子中的一种或几种；当形成的晶体管为P型的晶体管时，所述阱区203中掺杂的杂质离子中的杂质离子类型为N型，反型掺杂区204中掺杂的杂质离子的类型为P型，P型的杂质离子可以为硼离子、镓离子或铟离子中的一种或几种。
反型掺杂区204的深度小于阱区203的深度，所述形成反型掺杂区204位于半导体衬底200的表面与阱区204的底部之间，且反型掺杂区204距离半导体衬底200的表面相对于距离阱区204的底部的距离较近，因而反型掺杂区204是位于半导体衬底200的内部，反型掺杂区204上方和下方均是与其掺杂类型相反的阱区，反型掺杂区204与阱区204的接触区域会形成PN结，后续在形成栅电极后，当在栅电极上施加工作电压时，PN结附近区域会形成反型区，由于PN结附近区域的势垒要小于半导体衬底表面的势垒，因而载流子会通过PN结附近区域形成的反型区传输，因而，本发明形成的晶体管载流子的传输通道是位于半导体衬底的内部，载流子的传输不会受到半导体衬底表面存在的缺陷的影响，防止了闪烁噪音的产生，提高了器件的性能。需要说明的是，本发明中的指反型掺杂区204深度是指反型掺杂区204的底部与半导体衬底200表面的垂直距离，阱区203的深度是指阱区203的底部与半导体衬底200表面的垂直距离，后续形成的防穿通区和源区和漏区的深度定义类似。
所述反型掺杂区204的宽度大于后续形成的栅电极的宽度。
在形成栅介质层和栅电极之前，还包括：在所述阱区203内形成防穿通区205，所述防穿通区205中掺杂的杂质离子的类型与阱区203中掺杂的杂质离子的类型相同，且防穿通区205深度大于反型掺杂区204的深度小于阱区203的深度。在一实施例中，当形成的晶体管为N型的晶体管时，所述阱区203中掺杂的杂质离子中的杂质离子类型为P型，所述防穿通区205中掺杂的杂质离子的类型也为P型，P型的杂质离子可以为硼离子、镓离子或铟离子中的一种或几种；在另一实施例中，当形成的晶体管为P型的晶体管时，所述阱区203中掺杂的杂质离子中的杂质离子类型为N型，反型掺杂区204中掺杂的杂质离子的类型为N型，N型的杂质离子可以为磷离子、砷离子或锑离子中的一种或几种。
结合参考图3和图4，在所述反型掺杂区204的上方的半导体衬底200表面上形成栅极结构，所述栅极结构包括栅介质层208和位于栅介质层208上的栅电极209，所述栅电极209的中掺杂有杂质离子，所述栅电极209中掺杂的杂质离子的类型与阱区203中掺杂的杂质离子的类型相同。
所述栅介质层208和栅电极209的形成过程为：在所述半导体衬底200表面上形成栅介质材料层205；在所述栅介质材料层205表面形成栅电极材料层206，所述栅电极材料层206中掺杂有掺杂离子；在所述栅电极材料层206表面形成图形化的硬掩膜层207；以所述图形化的硬掩膜层207为掩膜，刻蚀所述栅电极材料层206和栅介质材料层205，在半导体衬底200表面上形成栅介质层208和栅电极209。
所述栅介质层205的材料为氧化硅，可以通过热氧化硅工艺或化学气相沉积工艺形成所述栅介质层。所述栅电极材料层206的材料为多晶硅，所述栅电极材料层206的形成工艺可以为化学气相沉积工艺。
可以通过离子注入工艺在栅电极材料层206中掺杂杂质离子，或者在化学气相沉积工艺形成栅电极材料层206时，通过原位自掺杂工艺在栅电极材料层206中掺杂杂质离子。栅电极材料层206掺杂的杂质离子类型和浓度即为形成的栅电极209中掺杂的杂质离子的类型和浓度。
所述栅电极209中掺杂的杂质离子的类型与阱区203中掺杂的杂质离子的类型相同，即栅电极209中掺杂的杂质离子的类型与晶体管的类型相反，这与常规的晶体管的栅电极掺杂类型与晶体管的类型相同存在明显不同，本发明申请这样做的目的是，由于栅电极底部的阱区203中形成有反型掺杂区204，反型掺杂区204的掺杂类型与阱区203掺杂类型相同，反型掺杂区204的存在会对晶体管的阈值电压产生较大的影响，栅电极209中掺杂的杂质离子与反型掺杂区204中掺杂杂质离子类型相反(或者与阱区203中掺杂的杂质离子的类型相同)，以调节形成的晶体管的阈值电压。
所述栅电极209的杂质离子的浓度与反型掺杂区204的杂质离子的浓度正相关，即反型掺杂区204中的杂质离子浓度越大，相应的栅电极209中掺杂的杂质离子的浓度越大。
所述图形化的硬掩膜层207可以为单层或多层(≥2层)堆叠结构，图形化的硬掩膜层207的材料为氮化硅、氮氧化硅或碳化硅。
参考图5，在所述栅电极209和栅介质层208的两侧侧壁表面上形成侧墙210。
所述侧墙210的形成过程为：形成覆盖所述半导体衬底表面、栅电极209和栅介质层208的两侧侧壁表面以及图形化的硬掩膜层207的侧壁和顶部表面的侧墙材料层；采用无掩膜等离子体刻蚀工艺刻蚀所述侧墙材料层，在所述栅电极209和栅介质层208的两侧侧壁表面上形成侧墙210，所述侧墙还覆盖图形化的硬掩膜层207侧两侧侧壁。
所述侧墙210作为栅极结构的一部分。
所述侧墙210的材料可以为氧化硅、氮化硅、氮氧化硅、氮碳化硅。
所述侧墙210可以为单层或多层(≥2层)堆叠结构，在一实施例中，所述侧墙210为双层堆叠结构，包括位于栅电极209和栅介质层208的两侧侧壁表面上的第一侧墙，和位于第一侧墙表面的第二侧墙，第一侧墙和第二侧墙的材料不相同。
结合参考图7和图8，在所述栅极结构两侧的半导体衬底内形成源区和漏区，所述源区和漏区中掺杂的杂质离子的类型与阱区中的杂质离子类型相反，源区和漏区的深度小于阱区的深度且大于反型掺杂区的深度。
本实施例中，所述源区和漏区的形成过程为：形成覆盖所述半导体衬底、栅极结构上的硬掩膜层207和栅极结构的半导体材料层211；刻蚀去除硬掩膜层207表面上以及半导体衬底200上的部分半导体材料层，在所述侧墙210的表面以及侧墙210两侧的半导体衬底200表面上形成源漏区材料层213；对所述源漏区材料层213以及侧墙210两侧的半导体衬底200进行离子注入，形成源区和漏区，所述形成源区和漏区包括位于侧墙210的表面以及侧墙210两侧的半导体衬底200表面掺杂有杂质离子的源漏区材料层213和位于侧墙210两侧的半导体衬底200内的掺杂区212。
所述半导体材料层211的材料可以为多晶硅、硅锗或碳化硅
本发明实施例中，所述源区和漏区包括位于侧墙210的表面以及侧墙210两侧的半导体衬底200表面掺杂有杂质离子的源漏区材料层213和位于侧墙210两侧的半导体衬底200内的与源漏区材料层接触的掺杂区212，由于源漏区材料层213部分位于半导体衬底200表面上，部分位于侧墙210的表面上，源漏区材料层213为后续形成与源漏区电连接的金属插塞提供了足够的接触空间，并且为晶体管的导通提供了足够的载流子，因而本发明的源区和漏区在半导体衬底上占据的横向尺寸相对于现有晶体管的源区和漏区占据的横向尺寸可以较小，因而可以提高器件的集成度。
在其他实施例中，所述源漏区材料层213除了部分位于半导体衬底200表面上，部分位于侧墙210的表面上还可以有部分位于浅沟槽隔离结构201的表面上，在减小源区和漏区占据的横向尺寸的同时，充分利用浅沟槽隔离结构上的空间，进一步有利于后续形成与源区和漏区电连接的插塞。
所述形成的掺杂区212的深度大于反型掺杂区201的深度小于防穿通区205和阱区203的深度。
还包括：去除所述图形化的硬掩膜层207；形成覆盖所述半导体衬底200、源区和漏区、以及栅极结构的介质层；在介质层中形成分别与源区、漏区和栅电极209电连接的金属插塞。
在本发明的其他实施例中，请参考图9，所述源区和漏区的形成过程为：以硬掩膜层207和栅极结构为掩膜，对栅极结构两侧的半导体衬底200进行离子注入，在栅极结构两侧的半导体衬底200内形成源区和漏区214。
本发明实施例中还提供了一种埋藏沟道晶体管，请参考图8，包括：
半导体衬底200，所述半导体衬底内形成有阱区203；
位于所述阱区203内的反型掺杂区204，所述反型掺杂区204中掺杂的杂质离子的类型与阱区203中掺杂的杂质离子的类型相反，且反型掺杂区204的深度小于阱区203的深度；
位于所述反型掺杂区204的上方的半导体衬底200表面的栅极结构，所述栅极结构包括栅介质层208和位于栅介质层208上的栅电极209，所述栅电极209的中掺杂有杂质离子，所述栅电极209中掺杂的杂质离子的类型与阱区203中掺杂的杂质离子的类型相同；
位于所述栅极结构两侧的半导体衬底内的源区和漏区，所述源区和漏区中掺杂的杂质离子的类型与阱区中的杂质离子类型相反，源区和漏区的深度小于阱区的深度且大于反型掺杂区的深度。
在一实施例中，所述晶体管为N型的晶体管，所述阱区中掺杂的杂质离子中的杂质离子类型为P型，反型掺杂区中掺杂的杂质离子的类型为N型，栅电极中掺杂的杂质离子的类型为P型，源区和漏区中掺杂的杂质离子的类型为N型。
在另一实施例中，所述晶体管为P型的晶体管，所述阱区中掺杂的杂质离子中的杂质离子类型为N型，反型掺杂区中掺杂的杂质离子的类型为P型，栅电极中掺杂的杂质离子的类型为N型，源区和漏区中掺杂的杂质离子的类型为P型。
所述栅极结构还包括位于栅介质层208和栅电极209两侧侧壁表面的侧墙210。
所述源区和漏区包括位于侧墙210的表面以及侧墙210两侧的半导体衬底200表面掺杂有杂质离子的源漏区材料层213和位于侧墙210两侧的半导体衬底200内的与源漏区材料层接触的掺杂区212。
在另一实施例中，请参考图9，所述源区和漏区214直接位于栅极结构两侧的半导体衬底内。
需要说明的是，关于埋藏沟道晶体管其他限定或描述请参考前述埋藏沟道晶体管形成过程部分的相关限定或描述，在此不再赘述。
虽然本发明披露如上，但本发明并非限定于此。任何本领域技术人员，在不脱离本发明的精神和范围内，均可作各种更动与修改，因此本发明的保护范围应当以权利要求所限定的范围为准。

Claims (16)

1.一种埋藏沟道晶体管的形成方法，其特征在于，包括：
提供半导体衬底，在所述半导体衬底内形成阱区；
在所述阱区内形成反型掺杂区，所述反型掺杂区中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相反，且反型掺杂区的深度小于阱区的深度；
在所述阱区内形成防穿通区，所述防穿通区中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相同，且所述防穿通区中掺杂的杂质离子的类型与反型掺杂区中掺杂的杂质离子的类型相反；所述防穿通区深度大于后续步骤中形成的源区和漏区的深度，且与源区和漏区不接触；
在所述反型掺杂区的上方的半导体衬底表面上形成栅极结构，所述栅极结构包括栅介质层、位于栅介质层上的栅电极以及位于栅介质层和栅电极的两侧侧壁的侧墙，所述栅电极的中掺杂有杂质离子，所述栅电极中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相同；
在所述栅极结构两侧的半导体衬底内形成源区和漏区，所述源区和漏区中掺杂的杂质离子的类型与阱区中的杂质离子类型相反，源区和漏区的深度小于阱区的深度且大于反型掺杂区的深度；
所述源区和漏区包括位于侧墙的表面以及侧墙两侧的半导体衬底表面掺杂有杂质离子的源漏区材料层和位于侧墙两侧的半导体衬底内的与源漏区材料层接触的掺杂区，所述源漏区材料层为后续形成与源漏区电连接的金属插塞提供接触空间，并且为晶体管的导通提供载流子，因而减小源区和漏区在半导体衬底上占据的横向尺寸。
2.如权利要求1所述的埋藏沟道晶体管的形成方法，其特征在于，当形成的晶体管为N型的晶体管时，所述阱区中掺杂的杂质离子中的杂质离子类型为P型，反型掺杂区中掺杂的杂质离子的类型为N型，栅电极中掺杂的杂质离子的类型为P型，源区和漏区中掺杂的杂质离子的类型为N型。
3.如权利要求1所述的埋藏沟道晶体管的形成方法，其特征在于，当形成的晶体管为P型的晶体管时，所述阱区中掺杂的杂质离子中的杂质离子类型为N型，反型掺杂区中掺杂的杂质离子的类型为P型，栅电极中掺杂的杂质离子的类型为N型，源区和漏区中掺杂的杂质离子的类型为P型。
4.如权利要求2或3所述的埋藏沟道晶体管的形成方法，其特征在于，所述杂质离子类型为N型时，所述杂质离子为磷离子、砷离子或锑离子中的一种或几种；所述杂质离子类型为P型时，所述杂质离子为硼离子、镓离子或铟离子中的一种或几种。
5.如权利要求1所述的埋藏沟道晶体管的形成方法，其特征在于，所述反型掺杂区的形成工艺为离子注入。
6.如权利要求1所述的埋藏沟道晶体管的形成方法，其特征在于，晶体管工作时，所述反型掺杂区与阱区之间形成的PN结作为埋藏沟道。
7.如权利要求1所述的埋藏沟道晶体管的形成方法，其特征在于，所述反型掺杂区的宽度大于栅电极的宽度。
8.如权利要求1所述的埋藏沟道晶体管的形成方法，其特征在于，所述栅介质层和栅电极的形成过程为：在所述半导体衬底表面上形成栅介质材料层；在所述栅介质材料层表面形成栅电极材料层，所述栅电极材料层中掺杂有掺杂离子；在所述栅电极材料层表面形成图形化的硬掩膜层；以所述图形化的硬掩膜层为掩膜，刻蚀所述栅电极材料层和栅介质材料层，在半导体衬底表面上形成栅介质层和栅电极。
9.如权利要求8所述的埋藏沟道晶体管的形成方法，其特征在于，通过离子注入工艺在栅电极材料层中掺杂杂质离子，或者通过原位自掺杂工艺在栅电极材料层中掺杂杂质离子。
10.如权利要求8所述的埋藏沟道晶体管的形成方法，其特征在于，所述源区和漏区的形成过程为：以硬掩膜层和栅极结构为掩膜，对栅极结构两侧的半导体衬底进行离子注入，在栅极结构两侧的半导体衬底内形成源区和漏区。
11.如权利要求8所述的埋藏沟道晶体管的形成方法，其特征在于，所述源区和漏区的形成过程为：形成覆盖所述半导体衬底、栅极结构上的硬掩膜层和栅极结构的半导体材料层；刻蚀去除硬掩膜层表面上以及半导体衬底上的部分半导体材料层，在所述侧墙的表面以及侧墙两侧的半导体衬底表面上形成源漏区材料层；对所述源漏区材料层以及侧墙两侧的半导体衬底进行离子注入，形成源区和漏区。
12.如权利要求11所述的埋藏沟道晶体管的形成方法，其特征在于，所述半导体材料层的材料为多晶硅、硅锗或碳化硅。
13.如权利要求1所述的埋藏沟道晶体管的形成方法，其特征在于，所述栅电极的杂质离子的浓度与反型掺杂区杂质离子的浓度正相关。
14.一种埋藏沟道晶体管，其特征在于，包括：
半导体衬底，所述半导体衬底内形成有阱区；
位于所述阱区内的反型掺杂区，所述反型掺杂区中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相反，且反型掺杂区的深度小于阱区的深度；
位于所述阱区内的防穿通区，所述防穿通区中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相同，且所述防穿通区中掺杂的杂质离子的类型与反型掺杂区中掺杂的杂质离子的类型相反；所述防穿通区深度大于后续步骤中形成的源区和漏区的深度，且与源区和漏区不接触；
位于所述反型掺杂区的上方的半导体衬底表面的形成栅极结构，所述栅极结构包括栅介质层、位于栅介质层上的栅电极以及位于栅介质层和栅电极的两侧侧壁的侧墙，所述栅电极的中掺杂有杂质离子，所述栅电极中掺杂的杂质离子的类型与阱区中掺杂的杂质离子的类型相同；
位于所述栅极结构两侧的半导体衬底内的源区和漏区，所述源区和漏区中掺杂的杂质离子的类型与阱区中的杂质离子类型相反，源区和漏区的深度小于阱区的深度且大于反型掺杂区的深度；
所述源区和漏区包括位于侧墙的表面以及侧墙两侧的半导体衬底表面掺杂有杂质离子的源漏区材料层和位于侧墙两侧的半导体衬底内的与源漏区材料层接触的掺杂区，所述源漏区材料层为后续形成与源漏区电连接的金属插塞提供接触空间，并且为晶体管的导通提供载流子，因而减小源区和漏区在半导体衬底上占据的横向尺寸。
15.如权利要求14所述的埋藏沟道晶体管，其特征在于，所述晶体管为N型的晶体管，所述阱区中掺杂的杂质离子中的杂质离子类型为P型，反型掺杂区中掺杂的杂质离子的类型为N型，栅电极中掺杂的杂质离子的类型为P型，源区和漏区中掺杂的杂质离子的类型为N型。
16.如权利要求14所述的埋藏沟道晶体管，其特征在于，所述晶体管为P型的晶体管，所述阱区中掺杂的杂质离子中的杂质离子类型为N型，反型掺杂区中掺杂的杂质离子的类型为P型，栅电极中掺杂的杂质离子的类型为N型，源区和漏区中掺杂的杂质离子的类型为P型。
CN201511021410.5A 2015-12-30 2015-12-30 埋藏沟道晶体管及其形成方法 Active CN106935646B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201511021410.5A CN106935646B (zh) 2015-12-30 2015-12-30 埋藏沟道晶体管及其形成方法
EP16207183.1A EP3188226A1 (en) 2015-12-30 2016-12-28 A buried-channel mosfet and a surface-channel mosfet of a same type and fabrication method thereof
US15/394,592 US10062704B2 (en) 2015-12-30 2016-12-29 Buried-channel MOSFET and a surface-channel MOSFET of a same type and fabrication method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201511021410.5A CN106935646B (zh) 2015-12-30 2015-12-30 埋藏沟道晶体管及其形成方法

Publications (2)

Publication Number Publication Date
CN106935646A CN106935646A (zh) 2017-07-07
CN106935646B true CN106935646B (zh) 2020-10-30

Family

ID=57614291

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201511021410.5A Active CN106935646B (zh) 2015-12-30 2015-12-30 埋藏沟道晶体管及其形成方法

Country Status (3)

Country Link
US (1) US10062704B2 (zh)
EP (1) EP3188226A1 (zh)
CN (1) CN106935646B (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110943129A (zh) * 2018-09-25 2020-03-31 长鑫存储技术有限公司 半导体器件及其制作方法
CN112289686B (zh) * 2019-07-24 2022-03-04 长鑫存储技术有限公司 半导体器件的制造方法及衬底的掺杂方法
CN112992663B (zh) * 2019-12-16 2022-09-16 无锡华润上华科技有限公司 一种高压cmos的制造方法、高压cmos和电子装置
CN111354797B (zh) * 2020-03-12 2023-03-10 上海华虹宏力半导体制造有限公司 射频器件及其形成方法
CN113823677B (zh) * 2020-06-18 2023-12-26 联华电子股份有限公司 埋入式栅极通道的金属氧化物半导体场效晶体管及其制法
CN117133793B (zh) * 2023-10-26 2024-03-01 合肥晶合集成电路股份有限公司 一种半导体存储器件及其制作方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6337248B1 (en) * 1998-08-28 2002-01-08 Nec Corporation Process for manufacturing semiconductor devices
CN101609841A (zh) * 2008-06-18 2009-12-23 中芯国际集成电路制造(上海)有限公司 一种金属氧化物半导体(mos)晶体管结构及其制造方法
CN103107091A (zh) * 2011-11-15 2013-05-15 中国科学院微电子研究所 一种半导体结构及其制造方法
CN103296027A (zh) * 2012-02-28 2013-09-11 德克萨斯仪器股份有限公司 采用n沟道和p沟道mos晶体管的模拟浮动栅极存储器制造工艺

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5498555A (en) * 1994-11-07 1996-03-12 United Microelectronics Corporation Method of making LDD with polysilicon and dielectric spacers
US6100568A (en) * 1997-11-06 2000-08-08 Motorola, Inc. Semiconductor device including a memory cell and peripheral portion and method for forming same
US6514810B1 (en) * 2001-08-01 2003-02-04 Texas Instruments Incorporated Buried channel PMOS transistor in dual gate CMOS with reduced masking steps
US6747318B1 (en) * 2001-12-13 2004-06-08 Lsi Logic Corporation Buried channel devices and a process for their fabrication simultaneously with surface channel devices to produce transistors and capacitors with multiple electrical gate oxides
CN102867748B (zh) * 2011-07-06 2015-09-23 中国科学院微电子研究所 一种晶体管及其制作方法和包括该晶体管的半导体芯片
CN103165652B (zh) * 2011-12-12 2015-12-02 上海华虹宏力半导体制造有限公司 Mos器件及其制造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6337248B1 (en) * 1998-08-28 2002-01-08 Nec Corporation Process for manufacturing semiconductor devices
CN101609841A (zh) * 2008-06-18 2009-12-23 中芯国际集成电路制造(上海)有限公司 一种金属氧化物半导体(mos)晶体管结构及其制造方法
CN103107091A (zh) * 2011-11-15 2013-05-15 中国科学院微电子研究所 一种半导体结构及其制造方法
CN103296027A (zh) * 2012-02-28 2013-09-11 德克萨斯仪器股份有限公司 采用n沟道和p沟道mos晶体管的模拟浮动栅极存储器制造工艺

Also Published As

Publication number Publication date
US20170194339A1 (en) 2017-07-06
EP3188226A1 (en) 2017-07-05
US10062704B2 (en) 2018-08-28
CN106935646A (zh) 2017-07-07

Similar Documents

Publication Publication Date Title
CN106935646B (zh) 埋藏沟道晶体管及其形成方法
US10079279B2 (en) FET with local isolation layers on S/D trench sidewalls
US9741830B2 (en) Method for forming metal oxide semiconductor device
US9112025B2 (en) LDMOS device and fabrication method
CN109216470B (zh) 半导体结构及其形成方法
US20160190264A1 (en) Trench power mosfet and manufacturing method thereof
US20140252532A1 (en) Semiconductor device and method for fabricating the same
US9917150B2 (en) Deep trench isolation structures and systems and methods including the same
CN105428241A (zh) 具有屏蔽栅的沟槽栅功率器件的制造方法
CN109494191A (zh) 半导体器件及其制备方法
JP2015159180A (ja) 半導体装置
CN105513971A (zh) 具有屏蔽栅的沟槽栅功率器件的制造方法
US8835264B1 (en) Method for fabricating power semiconductor device
CN106960795A (zh) Pmos晶体管的形成方法
CN101567385B (zh) 绝缘源漏极mos晶体管及其制造方法
CN109427681B (zh) 半导体结构及其形成方法
CN106486369B (zh) 晶体管及其形成方法
US9349857B2 (en) Trench power MOSFET and manufacturing method thereof
KR20120120682A (ko) 반도체 장치 및 그 제조방법
TW201334182A (zh) 半導體裝置及其製作方法
CN106783625A (zh) 一种制造鳍式金属氧化物半导体场效应晶体管的方法
CN102005388B (zh) N型金属氧化物半导体源漏注入方法
CN106409678A (zh) 晶体管及其形成方法
CN113764280A (zh) 半导体结构及其形成方法
CN105575876A (zh) 半导体结构的形成方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant