CN106816431B - 一种电磁屏蔽封装结构及其制造方法 - Google Patents

一种电磁屏蔽封装结构及其制造方法 Download PDF

Info

Publication number
CN106816431B
CN106816431B CN201510869794.XA CN201510869794A CN106816431B CN 106816431 B CN106816431 B CN 106816431B CN 201510869794 A CN201510869794 A CN 201510869794A CN 106816431 B CN106816431 B CN 106816431B
Authority
CN
China
Prior art keywords
hole
substrate
component
encapsulating structure
ground terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201510869794.XA
Other languages
English (en)
Other versions
CN106816431A (zh
Inventor
肖俊义
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
- Core Of Electronic Science And Technology (zhongshan) Co Ltd
Original Assignee
- Core Of Electronic Science And Technology (zhongshan) Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by - Core Of Electronic Science And Technology (zhongshan) Co Ltd filed Critical - Core Of Electronic Science And Technology (zhongshan) Co Ltd
Priority to CN201510869794.XA priority Critical patent/CN106816431B/zh
Priority to TW105111151A priority patent/TW201719851A/zh
Priority to US15/181,616 priority patent/US20170154854A1/en
Publication of CN106816431A publication Critical patent/CN106816431A/zh
Priority to US15/911,302 priority patent/US20180197824A1/en
Application granted granted Critical
Publication of CN106816431B publication Critical patent/CN106816431B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02697—Forming conducting materials on a substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/485—Adaptation of interconnections, e.g. engineering charges, repair techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Geometry (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)

Abstract

本发明公开了一种电磁屏蔽封装结构及其制造方法，所述电磁屏蔽封装结构包括基板、安装于该基板上的至少一个元器件、注胶层、包覆所述注胶层外表面的屏蔽金属层；基板外侧设有接地端，基板上设有第一通孔，至少一元器件上设有第二通孔，所述第一通孔和第二通孔内壁均设有导电层，所述屏蔽金属层通过导体顺次连接所述第二通孔的导电层、第一通孔的导电层及所述接地端形成导电回路，使屏蔽金属层接地，从而提供一种结构简单、使用可靠、加工方便的电磁屏蔽封装结构，降低材料和加工成本。

Description

一种电磁屏蔽封装结构及其制造方法
技术领域
本发明涉及芯片封装技术领域，尤其是涉及一种电磁屏蔽封装结构及其制造方法。
背景技术
目前，通讯产品已广泛普及并有了长足发展，与此同时，对通讯产品小型化和高灵敏度的要求也越来越高，对信号质量的要求也越发严格，因此，电磁兼容(EMI)成了系统小型化封装中一个非常重要的问题。
为屏蔽外界磁场对射频模组的干扰，现有技术中主要存在如下解决方案：1、射频模块安装在主板上，直接在主板上模块周围放置金属屏蔽盖，其存在金属屏蔽盖设计复杂，成本高，且要占据主板空间，增加PCB尺寸，屏蔽盖和PCB板之间有分层风险的缺陷；2、在射频模块内置金属屏蔽盖，该方案中金属屏蔽盖导致PCB面积增加,成本高，且封装注胶过程容易有气洞问题；3、模块表面电镀/喷涂导电材料，和模块基板背面接地I/O或基板上表面边缘接地I/O连接，也存在需要增加PCB和产品尺寸、封装注胶时需要单颗封装、增加成本的问题；4、模块表面电镀/喷涂导电材料，和模块基板侧面外露接地导线连接，需要增加PCB尺寸，且整片PCB产品电镀/喷涂,产品导电材料厚度不容易控制,影响EMI效果；5、模块上表面电镀/喷涂导电材料和金线接地，侧面通过金线实现屏蔽，该方案金线接地工艺时间长,且不可靠,另大幅增加成本。
发明内容
针对现有技术中存在的上述问题，本发明公开了一种电磁屏蔽封装结构及其制造方法，旨在提供一种结构简单、使用可靠、加工方便的电磁屏蔽封装结构，降低材料和加工成本。
本发明是通过如下技术方案实现的：
一种电磁屏蔽封装结构，包括基板、安装于该基板上的至少一个元器件、覆盖所述元器件并填充所述元器件与所述基板之间空隙的注胶层、包覆所述注胶层外表面的屏蔽金属层；所述基板外侧设有至少一个接地端，基板上与接地端对应的位置设有第一通孔，至少一元器件上设有第二通孔，所述第一通孔和第二通孔内壁均设有导电层，所述屏蔽金属层通过导体顺次连接所述第二通孔的导电层、第一通孔的导电层及所述接地端形成导电回路，使屏蔽金属层接地。
本发明还公开了一种电磁屏蔽封装结构的制造方法，包括步骤：
制作基板，在基板外侧设置至少一个接地端，基板上与接地端对应的位置开设第一通孔，第一通孔内壁附着导电膜，并将第一通孔内壁的导电膜与接地端电连接；
将至少一个元器件安装于所述基板上，并在至少一个元器件上开设第二通孔，第二通孔内壁附着导电膜并将该导电膜与第一通孔内壁的导电膜电连接；
注胶覆盖所述元器件并填充所述元器件与所述基板之间空隙；
注胶层开设连通至所述第二通孔的缺口；
在注胶层外表面形成屏蔽金属层，屏蔽金属层填充所述缺口并与所述第二通孔内壁的导电膜电连接。
本发明公开的电磁屏蔽封装结构及其制造方法有效利用元器件和溅镀,形成接地回路,达到电磁屏蔽效果，不必单独设置屏蔽盖，减小空间占用；电磁屏蔽封装结构侧面无溅镀金属,模块后续安装到主板上不会有短路问题，从而提供了一种结构简单、使用可靠、加工方便的电磁屏蔽封装结构，降低材料和加工成本。
附图说明
图1至图5是本发明的电磁屏蔽封装结构在一实施例中的制造工艺流程示意图；
图6为本发明的电磁屏蔽封装结构中倒装芯片在一实施例中的结构示意图。
主要元件符号说明
倒装芯片 1
注胶层 2
屏蔽金属层 3
芯片金属层 4
接地端 5
无源器件 6
连接线 7
裸芯片 8
基板 9
导电铜柱 10
第一通孔 9a
芯片本体 1b
焊脚 1c
缺口 2a
第二通孔 1a
第一表面 9b
第二表面 9c
焊垫 9d
如下具体实施方式将结合上述附图进一步说明本发明。
具体实施方式
请参阅图1所示，本发明的电磁屏蔽封装结构在本实施例中包括基板9，基板9具有第一表面9b及与该第一表面9b平行设置的第二表面9c，再参阅图2所示，该基板9上安装有至少一个元器件，例如，元器件安装于第一表面9b上。参阅图3和图4所示，还包括注胶层2，注胶层2覆盖所述元器件并填充所述元器件与所述基板9之间空隙。再参阅图5所示，注胶层2外表面包覆有屏蔽金属层3。第二表面9c外侧设有接地端5，基板9上与接地端5对应的位置设有第一通孔9a，第一通孔9a贯穿所述第一表面9b和第二表面9c。至少一元器件上设有第二通孔1a，第二通孔1a和第一通孔9a内壁均设有导电层。注胶层2上设有连通第二通孔1a至屏蔽金属层3的缺口2a(如图4所示)，该缺口2a内设有连接屏蔽金属层3与第二通孔1a的导电层的导体，屏蔽金属层3通过导体顺次连接所述第二通孔1a的导电层、第一通孔9a的导电层及所述接地端5形成导电回路，使屏蔽金属层3接地。
可以理解的是，在具体实施中，接地端5可以如图5所示，设于基板9的第二表面9c上，以便于直接接地，接地端5也可以根据基板9上元器件的布局，设置于基板9的其他未被覆盖的表面上，并且根据常识可以理解的是，接地端5可以直接接地，也可以根据实际需要连接到其他电器接地的外壳，达到使屏蔽金属层3接地的效果即可。
在具体实施中，上述元器件可以为裸芯片、无源器件、封装芯片中的一种或多种。当该元器件为裸芯片8时，裸芯片8可倒装焊接在基板9上，形成倒装芯片1，具体而言，裸芯片8通过多个导电铜柱10和倒装焊脚固定连接于基板9上，相应的，第二通孔1a的导电层、第一通孔9a的导电层通过导电铜柱10和倒装焊脚连接导通，从而形成路径顺次为屏蔽金属层3、缺口2a内的导体、第二通孔1a的导电层、第一通孔9a的导电层、导电铜柱10、倒装焊脚、接地端5的导电回路，使屏蔽金属层3接地。裸芯片8也可以通过粘合剂粘合于所述基板9上，并通过连接线7与设于基板9上的焊垫9d之间电连接。当该元器件为无源器件6或封装后的芯片时，无源器件6或封装后的芯片采用表面贴装的方式安装于所述基板9上。
为简化结构和加工，上述导体为屏蔽金属层3填充在所述缺口内的部分。以倒装芯片1为例，参阅图6所示，倒装芯片1包括芯片本体1b，芯片本体1b的一面设有导电铜柱10，导电铜柱10前端设有焊脚1c，倒装芯片1通过焊脚1c倒装焊接在基板9上，芯片本体1b的另一面为芯片金属层4，芯片本体1b上设有连通至芯片金属层4的第二通孔1a，第二通孔1a内壁附着有导电层。倒装芯片1固定在基板后通过注胶层2填充封装，注胶层2上开设有连通至芯片金属层4的缺口，如此一来，在注胶层2外表面形成屏蔽金属层3时，屏蔽金属层3同时填充入该缺口内，使屏蔽金属层3与倒装芯片1的芯片金属层4导电连接，进而形成路径顺次为屏蔽金属层3、倒装芯片1的芯片金属层4、第二通孔1a的导电层、导电铜柱10、焊脚1c、第一通孔9a的导电层、接地端的导电回路，使屏蔽金属层3接地，对封装于基板9上的倒装芯片1起到电磁屏蔽作用。可以理解的是，在基板9和屏蔽金属层3之间还可同时屏蔽封装其他元器件，如上述裸芯片、无源器件、封装芯片。
从本发明的上述电磁屏蔽封装结构可知，其有效利用了封装的元器件，通过在元器件及基板内部设置导电通孔，将屏蔽金属层3接地，达到电磁屏蔽效果，不必外设屏蔽器件及屏蔽线路，有效简化了结构，同时有利于减小封装结构的尺寸。
相应的，本发明还公开了上述电磁屏蔽封装结构的制造方法，现结合图1至图6作详细说明，具体步骤如下：
制作基板9，在基板9外侧设置至少一个接地端5，基板9上与接地端5对应的位置开设第一通孔9a，第一通孔9a内壁涂敷导电膜，并将第一通孔9a内壁的导电膜与接地端5电连接；
将至少一个元器件安装于所述基板上，并在至少一个元器件上开设第二通孔1a，第二通孔1a内壁涂敷导电膜并将该导电膜与第一通孔9a内壁的导电膜电连接；
注胶覆盖所述元器件并填充所述元器件与基板9之间空隙，将零部件封装在基板9上；
在注胶层2开设连通至所述第二通孔1a的缺口2a；
在注胶层2外表面形成屏蔽金属层3，屏蔽金属层3填充所述缺口2a并与所述第二通孔1a内壁的导电膜电连接。在具体实施中，屏蔽金属层3可选用铜等材料通过溅镀的方式在注胶层表面形成屏蔽层，也可以选用含铁、钴、镍或相应合金的高导磁率、高导电率的胶体形成屏蔽层。
为提高加工效率，上述制作基板9的步骤中，该基板采用连片基板并按预定规格划分为多个单元基板，在每个单元基板分别设置接地端5、第一通孔9a及其内壁的导电膜，完成后续步骤，并在形成屏蔽金属层3的步骤后还包括切割形成单颗电磁屏蔽封装结构的步骤。采用连片加工的工艺还存在如下优点：其一，在形成屏蔽金属层3时，可以整片溅镀，相对单颗溅镀大大节约材料成本，其二，切割形成的单颗电磁屏蔽封装结构侧面无溅镀金属，后续安装到主板上不会造成短路隐患。
以上实施例仅用以说明本发明的技术方案而非限制，尽管参照较佳实施例对本发明进行了详细说明，本领域的普通技术人员应当理解，可以对本发明的技术方案进行修改或等同替换，而不脱离本发明技术方案的精神和范围。

Claims (6)

1.一种电磁屏蔽封装结构，其特征在于：包括基板、安装于该基板上的至少一个元器件、覆盖所述元器件并填充所述元器件与所述基板之间空隙的注胶层、包覆所述注胶层外表面的屏蔽金属层；所述基板外侧设有至少一个接地端，基板上与接地端对应的位置设有第一通孔，所述元器件通过焊脚焊接于所述基板上，至少一元器件上设有第二通孔，所述第一通孔和第二通孔内壁均设有导电层，所述屏蔽金属层通过导体顺次连接所述第二通孔的导电层、所述焊脚、所述第一通孔的导电层及所述接地端形成导电回路，使所述屏蔽金属层接地；
所述注胶层上设有连通所述第二通孔至所述屏蔽金属层的缺口，该缺口内设有连接所述屏蔽金属层与所述第二通孔的导电层的所述导体，所述导体为所述屏蔽金属层填充在所述缺口内的部分，所述第一通孔、所述焊脚、所述第二通孔、及所述导体沿一直线排列。
2.如权利要求1所述的电磁屏蔽封装结构，其特征在于：所述基板具有第一表面及与该第一表面平行设置的第二表面，所述元器件安装于所述第一表面，所述接地端设于该第二表面外侧，所述第一通孔贯穿所述第一表面和第二表面。
3.如权利要求1所述的电磁屏蔽封装结构，其特征在于：所述元器件为裸芯片，所述裸芯片通过所述焊脚倒装焊接于所述基板上，所述裸芯片的另一面为芯片金属层完全覆盖。
4.一种电磁屏蔽封装结构的制造方法，其特征在于，包括步骤：
制作基板，在基板外侧设置至少一个接地端，基板上与接地端对应的位置开设第一通孔，第一通孔内壁附着导电膜，并将第一通孔内壁的导电膜与接地端电连接；
将至少一个元器件通过焊脚焊接于所述基板上，并在至少一个元器件上开设第二通孔，第二通孔内壁附着导电膜并将该导电膜通过所述焊脚与第一通孔内壁的导电膜电连接；
注胶覆盖所述元器件并填充所述元器件与所述基板之间空隙；
注胶层开设连通至所述第二通孔的缺口；
在注胶层外表面形成屏蔽金属层，所述屏蔽金属层填充所述缺口以形成导体与所述第二通孔内壁的导电膜电连接，所述第一通孔、所述焊脚、所述第二通孔、及所述导体沿一直线排列。
5.如权利要求4所述的电磁屏蔽封装结构的制造方法，其特征在于：所述制作基板的步骤中，该基板采用连片基板并按预定规格划分为多个单元基板，在每个单元基板分别设置接地端、第一通孔及其内壁的导电膜，完成后续步骤，并在形成屏蔽金属层的步骤后还包括切割形成单颗电磁屏蔽封装结构的步骤。
6.如权利要求4或5所述的电磁屏蔽封装结构的制造方法，其特征在于：所述屏蔽金属层通过金属溅镀的方式形成于注胶层外表。
CN201510869794.XA 2015-11-30 2015-11-30 一种电磁屏蔽封装结构及其制造方法 Expired - Fee Related CN106816431B (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CN201510869794.XA CN106816431B (zh) 2015-11-30 2015-11-30 一种电磁屏蔽封装结构及其制造方法
TW105111151A TW201719851A (zh) 2015-11-30 2016-04-08 電磁遮罩封裝結構及其製造方法
US15/181,616 US20170154854A1 (en) 2015-11-30 2016-06-14 Anti-emi shielding package and method of making same
US15/911,302 US20180197824A1 (en) 2015-11-30 2018-03-05 Anti-emi shielding package and method of making same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510869794.XA CN106816431B (zh) 2015-11-30 2015-11-30 一种电磁屏蔽封装结构及其制造方法

Publications (2)

Publication Number Publication Date
CN106816431A CN106816431A (zh) 2017-06-09
CN106816431B true CN106816431B (zh) 2019-08-30

Family

ID=58777150

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510869794.XA Expired - Fee Related CN106816431B (zh) 2015-11-30 2015-11-30 一种电磁屏蔽封装结构及其制造方法

Country Status (3)

Country Link
US (2) US20170154854A1 (zh)
CN (1) CN106816431B (zh)
TW (1) TW201719851A (zh)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10541209B2 (en) * 2017-08-03 2020-01-21 General Electric Company Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof
US10541153B2 (en) * 2017-08-03 2020-01-21 General Electric Company Electronics package with integrated interconnect structure and method of manufacturing thereof
US10804115B2 (en) * 2017-08-03 2020-10-13 General Electric Company Electronics package with integrated interconnect structure and method of manufacturing thereof
KR101982056B1 (ko) * 2017-10-31 2019-05-24 삼성전기주식회사 팬-아웃 반도체 패키지 모듈
CN109841597A (zh) * 2017-11-24 2019-06-04 讯芯电子科技（中山）有限公司 分区电磁屏蔽封装结构及制造方法
US10796976B2 (en) 2018-10-31 2020-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of forming the same
CN110213952A (zh) * 2019-05-28 2019-09-06 青岛歌尔微电子研究院有限公司 一种电磁屏蔽结构及其制造方法及电子设备
CN110411559A (zh) * 2019-08-07 2019-11-05 深圳中科系统集成技术有限公司 一种震动探测器及其制作方法
US10971452B2 (en) * 2019-09-06 2021-04-06 SK Hynix Inc. Semiconductor package including electromagnetic interference shielding layer
CN110610925A (zh) * 2019-09-17 2019-12-24 苏州日月新半导体有限公司 集成电路封装体及其制造方法
TWI720839B (zh) * 2020-03-09 2021-03-01 南茂科技股份有限公司 晶片封裝結構及其製造方法
CN112382618B (zh) * 2020-11-09 2023-10-27 成都海光集成电路设计有限公司 一种封装结构及封装方法
CN115247251B (zh) * 2021-04-27 2023-08-18 江苏菲沃泰纳米科技股份有限公司 用于耳机盒的镀膜遮蔽治具及其方法
CN114024134B (zh) * 2021-10-26 2024-02-06 安徽蓝讯无线通信有限公司 一种用于通讯天线的ltcc封装结构
CN114373741B (zh) * 2022-03-08 2023-07-18 荣耀终端有限公司 模组、晶粒、晶圆和晶粒的制造方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104037166A (zh) * 2013-03-07 2014-09-10 日月光半导体制造股份有限公司 包含天线层的半导体封装件及其制造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100703090B1 (ko) * 2005-08-30 2007-04-06 삼성전기주식회사 후면 접지형 플립칩 반도체 패키지
US8946886B1 (en) * 2010-05-13 2015-02-03 Amkor Technology, Inc. Shielded electronic component package and method
KR101070814B1 (ko) * 2010-06-03 2011-10-06 삼성전기주식회사 반도체패키지 및 그 제조방법
KR101288284B1 (ko) * 2010-10-27 2013-07-26 삼성전기주식회사 반도체 패키지 제조 방법
CN103021972B (zh) * 2011-09-22 2015-09-09 讯芯电子科技（中山）有限公司 芯片封装结构及方法
US20130323409A1 (en) * 2012-05-31 2013-12-05 Skyworks Solutions, Inc. Systems and methods for controlling electromagnetic interference for integrated circuit modules
US8987872B2 (en) * 2013-03-11 2015-03-24 Qualcomm Incorporated Electromagnetic interference enclosure for radio frequency multi-chip integrated circuit packages
US20150085462A1 (en) * 2013-09-26 2015-03-26 Yoshinari Matsuda Electromagnetic interference shielding material, electromagnetic interference shielding device, method for making the electromagnetic interference shielding device, electromagnetic interference shielding package module and appliance

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104037166A (zh) * 2013-03-07 2014-09-10 日月光半导体制造股份有限公司 包含天线层的半导体封装件及其制造方法

Also Published As

Publication number Publication date
US20180197824A1 (en) 2018-07-12
TW201719851A (zh) 2017-06-01
US20170154854A1 (en) 2017-06-01
CN106816431A (zh) 2017-06-09

Similar Documents

Publication Publication Date Title
CN106816431B (zh) 一种电磁屏蔽封装结构及其制造方法
US9461001B1 (en) Semiconductor device package integrated with coil for wireless charging and electromagnetic interference shielding, and method of manufacturing the same
CN100527399C (zh) 半导体芯片、制造半导体芯片的方法及半导体芯片封装件
CN100485921C (zh) 具有集成emi和rfi屏蔽的包覆成型半导体封装
US9137934B2 (en) Compartmentalized shielding of selected components
CN107887344B (zh) 电子封装结构及其制法
US8614120B2 (en) Semiconductor chip package and method of making same
US20110221046A1 (en) Semiconductor assembly package having shielding layer and method therefor
CN107564891A (zh) 具有集成天线的屏蔽封装
US8822844B1 (en) Shielding and potting for electrical circuits
CN106298743B (zh) 具有屏蔽效果的封装结构及其制作方法
CN107342279A (zh) 一种防电磁干扰的射频模块及其实现方法
CN106340498B (zh) 一种具有电磁屏蔽接地功能的封装结构及其制造方法
CN108701681A (zh) 屏蔽emi的集成电路封装和及其制造方法
CN106449440B (zh) 一种具有电磁屏蔽功能的封装结构的制造方法
CN104701273A (zh) 一种具有电磁屏蔽功能的芯片封装结构
CN103858227A (zh) 晶圆级应用的rf屏蔽部
US20180053719A1 (en) Semiconductor package and electronic device module using the same
CN106711123A (zh) 半导体封装件及其制造方法
CN106340506A (zh) 一种半导体封装结构及其制作方法
CN206364008U (zh) 一种具有电磁屏蔽功能的半导体封装件
CN208722873U (zh) 芯片全屏蔽结构和全屏蔽封装系统
CN206834164U (zh) 集成电路封装体
CN102709274A (zh) 集成电路基板的电磁干扰屏蔽结构与其制造方法
CN104409447A (zh) 包含嵌入式电容器的半导体封装件及其制备方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190830

Termination date: 20201130