CN106252326A - 集成电路的预金属化电介质或层间电介质层中的接触结构 - Google Patents

集成电路的预金属化电介质或层间电介质层中的接触结构 Download PDF

Info

Publication number
CN106252326A
CN106252326A CN201511021020.8A CN201511021020A CN106252326A CN 106252326 A CN106252326 A CN 106252326A CN 201511021020 A CN201511021020 A CN 201511021020A CN 106252326 A CN106252326 A CN 106252326A
Authority
CN
China
Prior art keywords
dielectric layer
sidewall spacer
gate electrode
contact
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201511021020.8A
Other languages
English (en)
Other versions
CN106252326B (zh
Inventor
J·H·张
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Priority to CN201811384759.9A priority Critical patent/CN109273428B/zh
Publication of CN106252326A publication Critical patent/CN106252326A/zh
Application granted granted Critical
Publication of CN106252326B publication Critical patent/CN106252326B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/4238—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
  • Materials Engineering (AREA)
  • Geometry (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

一种集成电路包括源漏区、与该源漏区相邻的沟道区、在该沟道区之上延伸的栅极结构以及在该栅极结构的一侧上并且在该源漏区之上延伸的侧壁间隔物。提供了与该侧壁间隔物接触并且具有顶表面的电介质层。该栅极结构包括栅极电极和从该栅极电极作为突起延伸到达该顶表面的栅极接触。该栅极电极的侧表面与栅极接触的侧表面相互对准。定位在该栅极电极与该沟道区之间的用于晶体管的栅极电介质层在该栅极电极与该侧壁间隔物之间延伸并且进一步在该栅极接触与该侧壁间隔物之间延伸。

Description

集成电路的预金属化电介质或层间电介质层中的接触结构
技术领域
本发明涉及集成电路，并且具体地涉及集成电路中的预金属化电介质(PMD)或层间电介质(ILD)层的金属填充接触的形成，其目的为连接晶体管的栅极区、源极区和漏极区。
背景技术
现在参照图1A和图1B，图1A和图1B示出了常规的金属氧化物半导体(MOS)场效应晶体管(FET)10器件的总配置。图1A和图1B是在沿晶体管栅极的宽度的不同位置处以垂直于栅宽的方向所截取的平行横截面。衬底12支撑晶体管。在这个实例中，该衬底是绝缘体上硅衬底12类型的，该衬底包括衬底层14、掩埋氧化物(BOX)层16和半导体层18。用于晶体管器件的有源区20由穿透层18的周向包围的浅沟槽隔离22来限定。在有源区20之内，层18被划分为已掺杂有第一导电类型掺杂物的多个沟道区30、已掺杂有第二导电类型掺杂物的多个源极区32(各自在一侧上邻近沟道区30)以及也已掺杂有第二导电类型掺杂物多个漏极区34(各自在与源极区32的相对侧邻近沟道区30)。其中，当MOSFET 10器件是p沟道类型时，第一导电类型掺杂物是p型的并且第二导电类型是n型的。相反，当MOSFET器件是n沟道类型时，第一导电类型掺杂物是n型的并且第二导电类型是p型的。在沟道区30上方提供多个栅叠层36。每个栅叠层36典型地包括栅极电介质38、(例如金属和/或多晶硅材料的)栅极电极40和由绝缘材料(例如氮化硅(SiN))制成的多个侧壁间隔物42，这些侧壁间隔物被沉积在栅极电介质38和栅极电极40的各侧上以及该栅极电极的顶部上。在该衬底和该栅叠层上方提供层间电介质(ILD)或预金属化电介质(PMD)层46。层46的顶表面48以化学机械抛光(CMP)工艺来处理以限定平坦表面。典型地由钨形成的金属接触集50从顶表面48穿过在多个金属填充接触开口中的ILD/PMD层46，以与源极区32和漏极区34(在图1A的横截面中示出)以及栅极电极40(在图1B的横截面中示出)电接触。然后在ILD/PMD层46上方提供第一金属化层M1，其中第一金属化层M1包括形成在金属填充通孔和/或沟槽开口中的多条金属线54，这些金属线与接触50接触并且被平坦化的电介质材料层56围绕。
由于在集成电路器件中的特征尺寸持续缩小，在中段制程(MOL)互连中提供源极接触、漏极接触和栅极接触将变得更复杂且具有挑战性。这种情况的原因有很多。例如，可能需要将栅极接触从有源区22(例如在如图1B中所示的周边隔离22之上)去除以便避免在栅极接触与源漏区的沟槽硅化物之间的短路。这是不利的，因为其导致芯片面积的增加。为了解决这个问题，集成电路设计者正朝着合并鳍结构和共用源漏结构迈进。然而由于减少的接触面积在源漏区增加了接触电阻，伴随这种技术具有显著的缺点(如在图1A中以参考号60总体性示出的)。栅极与栅极接触的未对准是另一个问题(参见图1B参考号62处)，并且这个问题可能导致栅极到源漏接触的短路的问题。
在本领域中相应地需要到晶体管集成电路的源极区、漏极区和栅极区的改善的MOL互连。
发明内容
上述的和其他的问题可以通过MOL互连来解决，该MOL互连使用：自底向上形成栅极接触以便避免在栅极与栅极接触之间的未对准以及自顶向下形成具有足够以减少接触电阻并且避免短路问题的尺寸的源漏接触。这些栅极接触通孔优选地由高K材料和低K材料保护以便改善对于高密度集成的可靠性。
在实施例中，一种集成电路包括：源漏区；与该源漏区邻近的沟道区；在该沟道区之上延伸的栅极结构；在该栅极结构的一侧上并且在该源漏区之上延伸的侧壁间隔物；以及与该侧壁间隔物接触并且具有顶表面的电介质层。该栅极结构包括：栅极电极；从该栅极电极延伸至该顶表面的栅极接触；以及在该栅极接触与该沟道区之间并且在该栅极电极与该侧壁间隔物之间延伸并且进一步在该栅极接触与该侧壁间隔物之间延伸的栅极电介质层。
在实施例中，一种集成电路包括：源漏区；与该源漏区邻近的沟道区；在该沟道区之上延伸的栅极结构；在该栅极结构的一侧上并且在该源漏区之上延伸的侧壁间隔物；以及与该侧壁间隔物接触并且具有顶表面的电介质层。该栅极结构包括：栅极电极；从该栅极电极延伸至该顶表面的栅极接触；其中，该栅极电极的侧表面与该栅极接触的侧表面相互对准并且平行于该侧壁间隔物的内表面延伸。
在实施例中，一种方法包括：形成在沟道区之上延伸的假栅极结构，所述假栅极结构包括假栅极电极和在该假栅极电极的每一侧上的多个侧壁间隔物，这些侧壁间隔物在与该沟道区相邻的源漏区之上延伸；去除该假栅极电极以在这些侧壁间隔物之间形成开口；在该开口之内形成替换金属栅极，所述替换金属栅极包括电介质内衬和金属部分；对该替换金属栅极的期望有栅极接触的一部分进行遮蔽掩模；使该替换金属栅极在除被遮蔽掩模的该部分处凹陷，从而在替换金属栅极凹陷之处形成栅极电极并且在该替换金属栅极被遮蔽掩模之处形成所述栅极接触；并且提供电介质层。
附图说明
为了更好地理解实施例，现在将仅以示例方式参考附图，在附图中：
图1A和图1B展示了现有技术的MOSFET器件的结构；并且
图2至图24展示了用于制造接触的多个工艺步骤。
所提供的示图不一定按比例绘制。
具体实施方式
现在参照图2至图24，这些图展示了用于制造接触的多个工艺步骤。
参照图2，衬底112包括由周向包围的浅沟槽隔离122界定的有源区120。衬底112例如可以是绝缘体上硅(SOI)类型的，该衬底包括衬底层114、掩埋氧化物(BOX)层116和半导体层118。在有源区120之内，层118被划分为已掺杂有第一导电类型掺杂物的多个沟道区130、已掺杂有第二导电类型掺杂物的多个源极区132(各自在一侧上邻近沟道区130)以及也已掺杂有第二导电类型掺杂物多个漏极区134(各自在与源极区132的相对侧邻近沟道区130)。当与形成p沟道类型晶体管相结合时，该第一导电类型掺杂物是p型的并且该第二导电类型是n型的。相反，当与形成n沟道类型晶体管相结合时，该第一导电类型掺杂物是n型的并且该第二导电类型是p型的。
在沟道区130上方提供多个假栅叠层136。每个假栅叠层136典型地包括牺牲性多晶硅栅极电极140和由例如氮化硅(SiN)的绝缘材料制成的多个侧壁间隔物142，这些侧壁间隔物被沉积在牺牲性栅极电极140的各侧上。牺牲性多晶硅栅极电极140例如可以具有5nm至30nm的长度(具有根据本应用的任何合适的宽度，例如10nm至100nm)并且侧壁间隔物142例如可以具有4nm至20nm的厚度。这些假栅叠层136的间距可以包括40nm至50nm。在衬底上方在假栅叠层136的每一侧上提供绝缘层146。层146的顶表面148用化学机械抛光(CMP)工艺进行加工以限定平坦表面，该表面暴露牺牲性多晶硅栅极电极140的顶表面147。这在现有技术中被称为多晶开口化学机械抛光(POC)。牺牲性多晶硅栅极电极140的高度h(并且因此还有层146和侧壁间隔物142的高度)被选择为使得基本上等于集成电路的层间电介质(ILD)或预金属化电介质(PMD)区的所期望的高度。高度h例如可以是120nm至140nm。
在FinFET实施例中，对半导体层118图案化以形成多个平行的鳍，其中每个鳍都包括源极区、沟道区和漏极区。每个鳍都可以具有10nm至30nm的高度以及6nm至10nm的宽度，其中这些平行的鳍中的每一个鳍之间的间距为25nm至40nm。在这种配置中，该多个假栅叠层136垂直于这些鳍的长度以本领域已知的在三侧上跨坐在每个鳍之上的配置延伸。图2的横截面因此展示了沿该多个鳍中的仅一个鳍的长度截取的横截面，其他鳍中的每个鳍都具有类似的横截面配置。
然后执行蚀刻工艺(例如干法凹陷蚀刻30nm(20s)+DHF(45s)+SC1(300s)+65℃的热NH4OH)以选择性地去除牺牲性多晶硅栅极电极140并在侧壁间隔物142之间留下开口146。结果在图3中示出。
然后在开口146之内进行高K电介质材料的保形沉积以形成电介质内衬150。高K电介质材料例如可以包括使用原子层沉积工艺来沉积的具有2nm至10nm厚度的氧化铪(HfO2)。内衬150被沉积在开口146与栅极区130接触的底部处以限定晶体管的栅极电介质。然后在开口146之内进行金属材料的保形沉积以形成金属内衬152。该金属材料例如可以包括使用原子层沉积工艺来沉积的具有2nm至8nm厚度的TiN/TiC。这个金属内衬152例如可以作为势垒层。然后在开口146之内进行功函数材料的保形沉积以形成功函数层154。功函数材料例如可以包括使用原子层沉积工艺来沉积的具有总厚度为5nm至10nm的多层TiN、TiC和TiN(例如1nm TiN、3nm TiC和1nmTiN))。提供功函数材料以控制晶体管的工作阈值。然后用金属填充材料来填充每个开口146的剩余空部分。该金属填充物例如可以包括使用热化学气相淀积工艺来沉积的钨。金属填充物形成晶体管的栅极电极。使用化学机械抛光(CMP)工艺来去除内衬150和152、层154以及填充物156的多余部分。上述工艺类似于本领域已知的替换金属栅极工艺，并且因此内衬150和152、层154以及填充物156被共同地称为替换栅极结构158。结果在图4中示出。
然后在替换栅极结构158的期望栅极接触的一部分之上形成遮蔽掩模160。结果在图5中示出(该图是图4和图6的正交横截面，其中，图6是与图4平行的横截面)。可以使用本领域已知的任何合适的沉积和光刻图案化工艺以形成遮蔽掩模160。遮蔽掩模的尺寸例如可以是：长5nm至10nm并且宽10nm至30nm。
然后执行选择性反应离子蚀刻(RIE)以使替换栅极结构158没有被遮蔽掩模160保护的内衬150和152、层154以及填充物156凹陷。这种蚀刻不材料性地攻击侧壁间隔物142或层146。结果在图7至图9中示出以在侧壁间隔物142之间产生多个开口166并且留下替换栅极结构158位于遮蔽掩模160下方的一部分，以用替换栅极结构158的形成替换金属栅极172的凹陷部分来提供栅极电极接触170。
具体参照图9，将注意到的是，替换栅极结构158的栅极电极接触170部分的侧壁与替换栅极结构158的替换金属栅极172部分的侧壁在所有高度h内相互对准并且由侧壁间隔物142的内表面限定(即，替换栅极结构158的外表面和侧壁间隔物142的内表面相邻且平行)。因此，至少在图9的横截面中，栅极电极接触170部分与替换金属栅极172部分自对准。这种结果是因为栅极电极接触170是如以上所描述的通过对每个开口146进行填充而自底向上来制造的。将进一步注意到的是，高K电介质层150(也是在替换金属栅极172与沟道区之间的栅极电介质)被提供为在替换金属栅极172的金属部分与侧壁间隔物142之间延伸并且进一步在栅极电极接触170的金属部分与侧壁间隔物142之间延伸。
然后对绝缘填充材料进行沉积以填充开口166并且形成帽盖176和覆盖层178。该绝缘填充材料例如可以包括氮化硅(SiN)或低K电介质材料(例如SiOCN或SiBCN)。使用化学机械抛光(CMP)工艺以去除绝缘填充材料的多余部分，其中在遮蔽掩模160的顶部处停止抛光。结果在图10至图11中示出。由于使用低K电介质材料，将注意到的是，在高K电介质之外提供低K电介质，从而使得栅极电极接触170由多种电介质材料包围(参见图9和图11)。
执行非选择性反应离子蚀刻(RIE)以使未被掩模160保护的层146和侧壁间隔物142凹陷。该凹陷被制成深度为d，该深度没有到达替换栅极结构158的形成替换金属栅极172的凹陷部分的顶部。然后使用气体团簇离子束(GCIB)工艺来确保凹陷深度的一致性。结果在图12至图14中示出。该深度例如可以是60nm至80nm。将注意到的是，如在图14的横截面中所示，在栅极电极接触170的每一侧上留下了侧壁间隔物142的薄部分142’(其厚度例如为3nm至10nm)。
然后使电介质材料进行沉积以覆盖之前形成的结构。这种沉积例如可以通过使用化学气相淀积工艺来进行。电介质材料可以包括例如HDP氧化物。使用化学机械抛光(CMP)工艺以去除电介质材料沉积的多余部分，其中在遮蔽掩模160的顶部处停止抛光。结果在图15至图17中示出以形成层间电介质(ILD)或预金属化电介质(PMD)层146’。
使用公知的光刻图案化技术，在ILD/PMD层146’的顶表面182上形成蚀刻掩模180，该蚀刻掩模在用于源极接触和漏极接触的位置处具有掩模开口。结果在图18中示出。
然后穿过这些掩模开口来执行反应离子蚀刻(RIE)以形成穿过IDL/PMD层146’延伸至到达源极区和漏极区132和134的上表面的多个自对准的接触开口184。结果在图19中示出。然后可以去除蚀刻掩模180。
然后在每个开口184中形成金属接触190。金属接触190可以通过首先使用原子层沉积工艺对由例如TiN制成的薄(3nm至8nm)金属内衬进行沉积来制成。然后使用热化学气相沉积工艺来沉积金属填充材料。该金属填充材料例如可以包括钨。使用化学机械抛光(CMP)工艺以去除金属内衬和金属填充物的多余部分，其中在遮蔽掩模160已经被去除之后停止抛光(例如在厚度约等于高度h处)。结果在图20至图22中示出。
虽未特别示出，将理解的是，可以在每个接触开口184的底部处形成金属硅化物以提高在进行到源极区和漏极区的电连接中的接触电阻。
然后可以在ILD/PMD层146’的顶表面上形成常规的例如金属化层的后段制程(BEOL)结构，以便电连接至源极接触、漏极接触和栅极接触。例如参见图23至图24。
所披露的工艺和结构可以与平坦MOSFET器件的制造联合使用。如以上所讨论的，在本文中所描述的用于接触的技术和结构进一步适用于FinFET器件，并且还可以与其他集成电路器件联合使用，其他集成电路器件包括但不限于双极型晶体管器件、二极管器件、具有从UTBB或ETSOI衬底形成的源极区和漏极区的平坦晶体管器件等。
本文中的优选实施例利用SOI型衬底，但是将理解的是，体衬底和其他类型的衬底可以作为构建利用本文所披露的制造技术和结构的集成电路的基础。
已经通过示例性且非限制性的示例提供了前面的描述，是对本发明示例性实施例的完整且详实的描述。然而，对于相关领域的技术人员而言，鉴于前面的描述，当结合附图和所附权利要求书来阅读本说明书时，各种修改和适配会变得明显。然而，对本发明教导的所有这样和类似的修改将仍然落入如所附权利要求书所确定的本发明的范围之内。

Claims (23)

1.一种集成电路，包括：
源漏区；
与所述源漏区相邻的沟道区；
在所述沟道区之上延伸的栅极结构；
侧壁间隔物，所述侧壁间隔物在所述栅极结构的一侧上并且在所述源漏区之上延伸；以及
电介质层，所述电介质层与所述侧壁间隔物接触并且具有顶表面；
其中，所述栅极结构包括：
栅极电极；
从所述栅极电极延伸至所述顶表面的栅极接触；以及
栅极电介质层，所述栅极电介质层在所述栅极电极与所述沟道区之间并且在所述栅极电极与所述侧壁间隔物之间延伸并且进一步在所述栅极接触与所述侧壁间隔物之间延伸。
2.如权利要求1所述的集成电路，其中，所述栅极电极的表面与所述栅极接触的表面对准并且平行于所述侧壁间隔物的内表面延伸。
3.如权利要求1所述的集成电路，其中，所述侧壁间隔物的高度等于所述电介质层的高度。
4.如权利要求1所述的集成电路，其中，所述电介质层是层间电介质(ILD)层或预金属化电介质(PMD)层之一。
5.如权利要求1所述的集成电路，进一步包括从所述电介质层的所述顶表面延伸至所述源漏区的源漏接触，所述源漏接触与所述侧壁间隔物接触。
6.如权利要求1所述的集成电路，其中，所述栅极电极的顶表面低于所述电介质层的所述顶表面，并且其中，所述栅极接触从所述栅极电极的所述顶表面突出以达到所述电介质层的所述顶表面。
7.如权利要求1所述的集成电路，进一步包括在所述电介质层的所述顶表面上的金属化层，所述金属化层包括与所述栅极接触电接触的金属线。
8.一种集成电路，包括：
源漏区；
与所述源漏区相邻的沟道区；
在所述沟道区之上延伸的栅极结构；
侧壁间隔物，所述侧壁间隔物在所述栅极结构的一侧上并且在所述源漏区之上延伸；以及
电介质层，所述电介质层与所述侧壁间隔物接触并且具有顶表面；
其中，所述栅极结构包括：
栅极电极；以及
从所述栅极电极延伸至所述顶表面的栅极接触；
其中，所述栅极电极的侧表面与所述栅极接触的侧表面相互对准并且平行于所述侧壁间隔物的内表面延伸。
9.如权利要求8所述的集成电路，进一步包括在所述栅极电极与所述沟道区之间的栅极电介质层，所述栅极电介质层在所述栅极电极的所述侧表面与所述侧壁间隔物的所述内表面之间延伸并且进一步在所述栅极接触的所述侧表面与所述侧壁间隔物的所述内表面之间延伸。
10.如权利要求8所述的集成电路，其中，所述侧壁间隔物的高度等于所述电介质层的高度。
11.如权利要求8所述的集成电路，其中，所述电介质层是层间电介质(ILD)层或预金属化电介质(PMD)层之一。
12.如权利要求8所述的集成电路，进一步包括从所述电介质层的所述顶表面延伸至所述源漏区的源漏接触，所述源漏接触与所述侧壁间隔物接触。
13.如权利要求8所述的集成电路，其中，所述栅极电极的顶表面低于所述电介质层的所述顶表面，并且其中，所述栅极接触从所述栅极电极的所述顶表面突出以达到所述电介质层的所述顶表面。
14.如权利要求8所述的集成电路，进一步包括在所述电介质层的所述顶表面上的金属化层，所述金属化层包括与所述栅极接触电接触的金属线。
15.一种方法，包括：
形成在沟道区之上延伸的假栅极结构，所述假栅极结构包括假栅极电极和在所述假栅极电极的每一侧上的侧壁间隔物，所述侧壁间隔物在与所述沟道区相邻的源漏区之上延伸；
去除所述假栅极电极以在所述侧壁间隔物之间形成开口；
在所述开口之内形成替换金属栅极，所述替换金属栅极包括电介质内衬和金属部分；
对所述替换金属栅极的期望有栅极接触的一部分进行遮蔽掩模；
使所述替换金属栅极除了在被遮蔽掩模的所述部分处之外凹陷，从而在替换金属栅极凹陷之处形成栅极电极并且在所述替换金属栅极被遮蔽掩模之处形成所述栅极接触；并且
提供电介质层。
16.如权利要求15所述的方法，其中，使所述替换金属栅极凹陷形成了另一开口，并且该方法进一步包括用覆盖所述栅极电极的绝缘材料来填充所述另一开口。
17.如权利要求15所述的方法，其中，所述电介质内衬被定位在所述栅极电极与所述沟道区之间，所述电介质内衬在所述栅极电极与所述侧壁间隔物之间延伸并且进一步在所述栅极接触与所述侧壁间隔物之间延伸。
18.如权利要求15所述的方法，其中，所述栅极电极的侧表面与所述栅极接触的侧表面相互对准并且平行于所述侧壁间隔物的内表面延伸。
19.如权利要求15所述的方法，进一步包括在所述电介质层中形成从所述电介质层的顶表面延伸至所述源漏区的接触开口，所述接触开口暴露所述侧壁间隔物的外表面，并且用金属材料填充所述接触开口以形成与所述侧壁间隔物的所述外表面接触的源漏接触。
20.如权利要求15所述的方法，进一步包括在执行使在所述栅极接触处的所述侧壁间隔物变薄的蚀刻中使用所述遮蔽掩模。
21.如权利要求15所述的方法，其中，所述电介质层是层间电介质(ILD)层或预金属化电介质(PMD)层之一。
22.如权利要求15所述的方法，其中，所述侧壁间隔物的高度等于所述电介质层的高度。
23.如权利要求15所述的方法，进一步包括在所述电介质层的顶表面上形成金属化层，所述金属化层包括与所述栅极接触相接触的金属线。
CN201511021020.8A 2015-06-09 2015-12-30 集成电路的预金属化电介质或层间电介质层中的接触结构 Active CN106252326B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811384759.9A CN109273428B (zh) 2015-06-09 2015-12-30 集成电路的预金属化电介质或层间电介质层中的接触结构

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/734,013 US9679847B2 (en) 2015-06-09 2015-06-09 Self-aligned bottom up gate contact and top down source-drain contact structure in the premetallization dielectric or interlevel dielectric layer of an integrated circuit
US14/734,013 2015-06-09

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201811384759.9A Division CN109273428B (zh) 2015-06-09 2015-12-30 集成电路的预金属化电介质或层间电介质层中的接触结构

Publications (2)

Publication Number Publication Date
CN106252326A true CN106252326A (zh) 2016-12-21
CN106252326B CN106252326B (zh) 2018-12-18

Family

ID=56173413

Family Applications (3)

Application Number Title Priority Date Filing Date
CN201511021020.8A Active CN106252326B (zh) 2015-06-09 2015-12-30 集成电路的预金属化电介质或层间电介质层中的接触结构
CN201811384759.9A Active CN109273428B (zh) 2015-06-09 2015-12-30 集成电路的预金属化电介质或层间电介质层中的接触结构
CN201521135323.8U Withdrawn - After Issue CN205355053U (zh) 2015-06-09 2015-12-30 集成电路

Family Applications After (2)

Application Number Title Priority Date Filing Date
CN201811384759.9A Active CN109273428B (zh) 2015-06-09 2015-12-30 集成电路的预金属化电介质或层间电介质层中的接触结构
CN201521135323.8U Withdrawn - After Issue CN205355053U (zh) 2015-06-09 2015-12-30 集成电路

Country Status (3)

Country Link
US (2) US9679847B2 (zh)
CN (3) CN106252326B (zh)
DE (1) DE102015120483A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109817618A (zh) * 2017-11-22 2019-05-28 格芯公司 互补场效应晶体管中的外延结构
CN110176453A (zh) * 2018-02-17 2019-08-27 格芯公司 中段制程结构

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9679847B2 (en) * 2015-06-09 2017-06-13 Stmicroelectronics, Inc. Self-aligned bottom up gate contact and top down source-drain contact structure in the premetallization dielectric or interlevel dielectric layer of an integrated circuit
US9768254B2 (en) 2015-07-30 2017-09-19 International Business Machines Corporation Leakage-free implantation-free ETSOI transistors
US9780092B2 (en) * 2016-02-19 2017-10-03 Taiwan Semiconductor Manufacturing Company Limited Semiconductor device having a filling conductor comprising a plug portion and a cap portion and manufacturing method thereof
US9929046B2 (en) * 2016-07-21 2018-03-27 International Business Machines Corporation Self-aligned contact cap
US10283608B2 (en) * 2017-03-17 2019-05-07 Globalfoundries Inc. Low resistance contacts to source or drain region of transistor
US10217839B2 (en) * 2017-03-24 2019-02-26 Globalfoundries Inc. Field effect transistor (FET) with a gate having a recessed work function metal layer and method of forming the FET
US10312160B2 (en) * 2017-05-26 2019-06-04 International Business Machines Corporation Gate-last semiconductor fabrication with negative-tone resolution enhancement
US10504790B2 (en) * 2017-07-25 2019-12-10 Globalfoundries Inc. Methods of forming conductive spacers for gate contacts and the resulting device
CN112151374A (zh) * 2019-06-28 2020-12-29 中芯国际集成电路制造(上海)有限公司 半导体器件及其形成方法
US11404416B2 (en) 2019-12-17 2022-08-02 Taiwan Semiconductor Manufacturing Co., Ltd. Low resistance fill metal layer material as stressor in metal gates
KR20210096400A (ko) 2020-01-28 2021-08-05 삼성전자주식회사 반도체 장치
KR20210104260A (ko) 2020-02-17 2021-08-25 삼성전자주식회사 반도체 장치 및 이의 제조 방법
US11444018B2 (en) 2020-02-27 2022-09-13 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device including recessed interconnect structure
US11682707B2 (en) 2020-03-31 2023-06-20 Taiwan Semiconductor Manufacturing Co., Ltd. Contact formation method and related structure
KR20220163538A (ko) * 2021-06-01 2022-12-12 삼성전자주식회사 반도체 소자
CN115867033A (zh) * 2021-09-24 2023-03-28 联华电子股份有限公司 半导体存储器结构及其制造方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102214687A (zh) * 2010-04-07 2011-10-12 中国科学院微电子研究所 一种栅堆叠结构、半导体器件及二者的制造方法
US20130221441A1 (en) * 2012-02-28 2013-08-29 International Business Machines Corporation Replacement gate electrode with multi-thickness conductive metallic nitride layers
US20130256802A1 (en) * 2012-03-27 2013-10-03 International Business Machines Corporation Replacement Gate With Reduced Gate Leakage Current
US8685850B2 (en) * 2011-06-13 2014-04-01 Stmicroelectronics, Inc. System and method of plating conductive gate contacts on metal gates for self-aligned contact interconnections
CN203589030U (zh) * 2012-11-05 2014-05-07 意法半导体公司 半导体器件
US20150194517A1 (en) * 2014-01-03 2015-07-09 Globalfoundries Inc. Gate stack and contact structure
CN205355053U (zh) * 2015-06-09 2016-06-29 意法半导体公司 集成电路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6051470A (en) * 1999-01-15 2000-04-18 Advanced Micro Devices, Inc. Dual-gate MOSFET with channel potential engineering
US7479684B2 (en) * 2004-11-02 2009-01-20 International Business Machines Corporation Field effect transistor including damascene gate with an internal spacer structure

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102214687A (zh) * 2010-04-07 2011-10-12 中国科学院微电子研究所 一种栅堆叠结构、半导体器件及二者的制造方法
US8685850B2 (en) * 2011-06-13 2014-04-01 Stmicroelectronics, Inc. System and method of plating conductive gate contacts on metal gates for self-aligned contact interconnections
US20130221441A1 (en) * 2012-02-28 2013-08-29 International Business Machines Corporation Replacement gate electrode with multi-thickness conductive metallic nitride layers
US20130256802A1 (en) * 2012-03-27 2013-10-03 International Business Machines Corporation Replacement Gate With Reduced Gate Leakage Current
CN203589030U (zh) * 2012-11-05 2014-05-07 意法半导体公司 半导体器件
US20150194517A1 (en) * 2014-01-03 2015-07-09 Globalfoundries Inc. Gate stack and contact structure
CN205355053U (zh) * 2015-06-09 2016-06-29 意法半导体公司 集成电路

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109817618A (zh) * 2017-11-22 2019-05-28 格芯公司 互补场效应晶体管中的外延结构
CN109817618B (zh) * 2017-11-22 2023-07-28 格芯(美国)集成电路科技有限公司 互补场效应晶体管中的外延结构
CN110176453A (zh) * 2018-02-17 2019-08-27 格芯公司 中段制程结构
CN110176453B (zh) * 2018-02-17 2023-06-30 格芯美国公司 中段制程结构

Also Published As

Publication number Publication date
US20170222018A1 (en) 2017-08-03
CN205355053U (zh) 2016-06-29
CN106252326B (zh) 2018-12-18
US20160365309A1 (en) 2016-12-15
US10121874B2 (en) 2018-11-06
CN109273428A (zh) 2019-01-25
DE102015120483A1 (de) 2016-12-15
US9679847B2 (en) 2017-06-13
CN109273428B (zh) 2023-03-28

Similar Documents

Publication Publication Date Title
CN205355053U (zh) 集成电路
US9362403B2 (en) Buried fin contact structures on FinFET semiconductor devices
US9853110B2 (en) Method of forming a gate contact structure for a semiconductor device
US9640535B2 (en) Method for forming source/drain contacts during CMOS integration using confined epitaxial growth techniques and the resulting semiconductor devices
US9515163B2 (en) Methods of forming FinFET semiconductor devices with self-aligned contact elements using a replacement gate process and the resulting devices
TWI593103B (zh) 於鰭式場效電晶體半導體元件上形成受應力層之方法及其所產生之元件
US9536877B2 (en) Methods of forming different spacer structures on integrated circuit products having differing gate pitch dimensions and the resulting products
US9153498B2 (en) Methods of forming semiconductor device with self-aligned contact elements and the resulting devices
US9780178B2 (en) Methods of forming a gate contact above an active region of a semiconductor device
US10651293B2 (en) Methods of simultaneously forming bottom and top spacers on a vertical transistor device
US8906754B2 (en) Methods of forming a semiconductor device with a protected gate cap layer and the resulting device
US9824920B2 (en) Methods of forming self-aligned contact structures by work function material layer recessing and the resulting devices
US9330972B2 (en) Methods of forming contact structures for semiconductor devices and the resulting devices
CN103000572A (zh) 高k金属栅极器件的接触件
CN102148147A (zh) 半导体元件金属栅极堆叠的制造方法
US9461171B2 (en) Methods of increasing silicide to epi contact areas and the resulting devices
US10468300B2 (en) Contacting source and drain of a transistor device
KR102368594B1 (ko) 핀 커패시터를 포함하는 반도체 소자
US20240021475A1 (en) Semiconductor structure and methods for manufacturing the same
CN114068396B (zh) 半导体结构及其形成方法
CN109585377B (zh) 半导体结构及其形成方法
CN115692413A (zh) 半导体结构及其形成方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant