US8685850B2 - System and method of plating conductive gate contacts on metal gates for self-aligned contact interconnections - Google Patents
System and method of plating conductive gate contacts on metal gates for self-aligned contact interconnections Download PDFInfo
- Publication number
- US8685850B2 US8685850B2 US13/494,973 US201213494973A US8685850B2 US 8685850 B2 US8685850 B2 US 8685850B2 US 201213494973 A US201213494973 A US 201213494973A US 8685850 B2 US8685850 B2 US 8685850B2
- Authority
- US
- United States
- Prior art keywords
- layer
- gate
- gate electrode
- source
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 87
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 72
- 239000002184 metal Substances 0.000 title claims abstract description 72
- 238000007747 plating Methods 0.000 title claims abstract description 23
- 230000008569 process Effects 0.000 claims abstract description 54
- 230000008021 deposition Effects 0.000 claims abstract description 38
- 239000004065 semiconductor Substances 0.000 claims abstract description 22
- 238000000151 deposition Methods 0.000 claims description 45
- 239000000758 substrate Substances 0.000 claims description 24
- 238000005530 etching Methods 0.000 claims description 7
- 230000000873 masking effect Effects 0.000 claims description 7
- 238000005229 chemical vapour deposition Methods 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 176
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 30
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 20
- 239000000463 material Substances 0.000 description 20
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 18
- 229910052710 silicon Inorganic materials 0.000 description 18
- 239000010703 silicon Substances 0.000 description 18
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 17
- 229910052802 copper Inorganic materials 0.000 description 17
- 239000010949 copper Substances 0.000 description 17
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 17
- 229910052721 tungsten Inorganic materials 0.000 description 17
- 239000010937 tungsten Substances 0.000 description 17
- 229910052759 nickel Inorganic materials 0.000 description 15
- 229910052581 Si3N4 Inorganic materials 0.000 description 14
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 14
- 238000007772 electroless plating Methods 0.000 description 11
- 239000000377 silicon dioxide Substances 0.000 description 10
- 229910052782 aluminium Inorganic materials 0.000 description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 8
- 229910021332 silicide Inorganic materials 0.000 description 8
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 8
- 229960001866 silicon dioxide Drugs 0.000 description 8
- 235000012239 silicon dioxide Nutrition 0.000 description 8
- 238000005137 deposition process Methods 0.000 description 7
- 238000005538 encapsulation Methods 0.000 description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 239000010931 gold Substances 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 239000012212 insulator Substances 0.000 description 5
- 150000002739 metals Chemical class 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 3
- 229910021334 nickel silicide Inorganic materials 0.000 description 3
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 229910052755 nonmetal Inorganic materials 0.000 description 3
- 238000002360 preparation method Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- KWSLGOVYXMQPPX-UHFFFAOYSA-N 5-[3-(trifluoromethyl)phenyl]-2h-tetrazole Chemical compound FC(F)(F)C1=CC=CC(C2=NNN=N2)=C1 KWSLGOVYXMQPPX-UHFFFAOYSA-N 0.000 description 2
- DHMQDGOQFOQNFH-UHFFFAOYSA-N Glycine Chemical compound NCC(O)=O DHMQDGOQFOQNFH-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 230000001934 delay Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 150000002843 nonmetals Chemical class 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229910001379 sodium hypophosphite Inorganic materials 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 229910001868 water Inorganic materials 0.000 description 2
- 101000960224 Clarkia breweri (Iso)eugenol O-methyltransferase Proteins 0.000 description 1
- 239000004471 Glycine Substances 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- 238000001994 activation Methods 0.000 description 1
- -1 and in addition Substances 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000003550 marker Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000002203 pretreatment Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
- H01L21/28562—Selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
- H01L29/41783—Raised source or drain electrodes self aligned with the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/495—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
Definitions
- the present disclosure relates to interconnections formed within a semiconductor device.
- FET Field-effect transistor manufacturers typically use a self-alignment technique of the gate electrode to the source and the drain of a transistor that ensures proper alignment of the gate between the source and the drain. After this, a gate contract is connected to the gate electrode through a via formed in a dielectric layer over the gate, source and drain. The gate contact is aligned to couple with the gate electrode using photolithographic steps, including a photoresist and reticule. The reticule must be properly aligned with the transistors previously formed on the die to ensure proper electrical contact to the gate electrode.
- Misalignment of the contacts to the gate electrode may result in a number of problems.
- the misalignment of a gate contact may result in a highly resistive connection between the first metal layer and the gate electrode, leading to slower switching times due to RC time delays.
- misalignment of a gate contact may result in an inability to apply a voltage to the gate sufficient to operate the FET.
- Gate contacts are typically designed with a buffer between the edge of the contact and the edge of the gate to compensate for error tolerances in photomask alignment.
- the proper alignment of photomask alignment tools become an increasingly more challenging problem to overcome.
- the gate contact is formed by a selective deposition on the gate electrode.
- One acceptable technique for the selective deposition is by plating.
- Plating is one process by which a metal structure, such as a gate contact, may be formed directly on the gate electrode. The plating is carried out by immersing the semiconductor die in a plating solution with the gate electrode exposed. The gate contact is plated onto the gate electrode and thus is ensured of being fully aligned exactly to the gate electrode. After this, the appropriate dielectric layers are formed adjacent the gate contact and over the source and drain to ensure that the gate electrode is electrically isolated from other components of the transistor.
- the plating solution may include the selected metal, such as nickel, tungsten, copper, and in addition, water and sodium hypophosphite.
- the gate contact is formed in electrical contact with the gate electrode without the use of a mask and therefore, the gate contact is exactly aligned with the gate electrode without any error that might result from the use of photolithographic steps or alignment tools. It is therefore not necessary to form a mold or apertures in dielectric layers above the gate electrode using a photolithographic process.
- the contacts may be simultaneously opened for connection to a metal layer. This simultaneous opening is facilitated by forming the gate contact from a different metal than the source and drain contacts. Because the source and drain contacts may have a greater height than the gate contact, the metal from which the gate contact is formed may be used as an end of etch indication layer during the chemical-mechanical planarization (CMP) step.
- CMP chemical-mechanical planarization
- FIG. 1 illustrates a structure in which the present invention can be used.
- FIG. 2 illustrates problems which may result from using prior art techniques in the structure of FIG. 1 .
- FIGS. 3-13 illustrate one method of forming gate, source and drain contacts as taught herein.
- FIG. 14 illustrates an alternative embodiment for exposing source drain and gate contacts.
- FIGS. 15-18 illustrate an alternative embodiment for forming source, drain and gate contacts as taught herein.
- contact is used in the broadest meaning of the word for electrical connections and includes within its meaning both contacts and vias between various layers in an integrated circuit.
- contact also includes providing electrical contact between any electrical components that are part of the integrated circuit.
- Via will be used in its standard meaning to refer to electrical connections formed between conductive layers in which all of the layers are above the silicon substrate.
- contact includes a structure used to connect a metal layer to a non-metal region in the silicon substrate as well as various layers to each other.
- FIG. 1 illustrates a simplified cross-sectional view of a semiconductor device 26 that corresponds to FIG. 9 of an application filed on the same day as this application naming the same inventors.
- the co-pending application bears U.S. application Ser. No. 13/494,965, and describes in detail a method of forming a transistor having a recessed gate as well as the final structure of the recessed gate transistor.
- FIG. 1 is not prior art because it was invented by the same inventors as the present invention and is filed on the same day.
- the present invention uses the transistor formed in this co-pending application as one example of the starting point for providing the selected deposition of contacts according to one embodiment of the invention.
- the present invention may be used with a number of different transistor designs, one acceptable example in which the invention is useful is the recessed gate transistor as shown in this application.
- the principles as taught are particularly useful for very small line widths, under 30 nm, and can be applied to any small scale transistor.
- Semiconductor device 26 includes two field effect transistors (FETs) 104 and 106 separated by trench isolation 72 and formed in wafer 28 .
- Wafer 28 includes a first silicon layer 29 , a separating layer 32 , and a second silicon layer 34 .
- FETs 104 and 106 include gate electrodes 102 .
- Wafer 28 includes multiple layers, according to one embodiment of the invention.
- Silicon layer 29 is a monocrystalline layer of silicon that comprises the starting substrate of wafer 28 .
- silicon layer 29 may be a monocrystalline or polycrystalline layer of silicon that is formed over another layer, not illustrated.
- Separating layer 32 may be formed of silicon-germanium, SiGe, according to one embodiment of the invention.
- SiGe is a semiconductor that may increase the potential uses of a wafer.
- a separating layer formed from SiGe may be used as a channel for FET 104 or 106 .
- Separating layer 32 may also be an insulator, such as silicon-dioxide (SiO 2 ) or buried oxide (BOX), such that wafer 28 is a silicon on insulator (SOI) wafer.
- SiO 2 silicon-dioxide
- BOX buried oxide
- Silicon layer 34 may include monocrystalline silicon or polycrystalline silicon formed over layer 32 .
- gates 102 are formed of metal.
- the gates are formed of aluminum.
- the gates are formed of gold, copper, tungsten or nickel.
- gates 102 are formed of a non-metallic material, such as polysilicon.
- Transistor 104 is an n-channel transistor having source and drain regions 74 and 76 , respectively, and a channel region 118 in between the source and drain regions. Extensions 90 from the source and drain regions extend partially into the material 32 which is used for the channel region. Sidewalls 94 are positioned between the source and drain and the gate electrode 102 . A dielectric layer 98 is positioned between the gate electrode 102 and the channel 118 .
- MOS transistor 106 is a p-channel transistor having a similar structure. It also includes source/drain regions 78 and 80 and a channel region 120 positioned between them. Source/drain extensions 92 extend into the channel material 32 . Sidewalls 96 are positioned adjacent the source and drain region and a gate electrode 102 is positioned between the source and drain and over the channel region 130 . A gate dielectric 98 separates the channel from the gate electrode. Since transistor 106 is a p-channel transistor an additional layer of metal 100 which is the p-channel work function metal layer is positioned as one of the metal layers of the gate electrode 102 .
- the transistors of FIG. 1 will have a gate length in the range of 20 nm or smaller.
- the channel regions will be in the range of 2-5 nm and, therefore, the gate electrodes will be very small, far too small than can be accurately aligned with photolithographic techniques.
- having very small transistors makes it difficult to align the gate contact and the source and drain contacts properly.
- FIG. 2 illustrates a simplified cross-sectional view of a semiconductor device 26 having misalignment of the gate contact to the gate electrode.
- Semiconductor device 26 includes contacts 110 that should be positioned on metal gate electrode 102 .
- contacts 110 are not aligned at the center above gate electrodes 102 .
- the misalignment of contacts 110 may be due to alignment errors in photolithographic and mask alignment tools.
- Shrinking semiconductor processes require photomask alignment tools to become more precise. That is, the photomask alignment tools need to be able to produce more closely repeatable alignments for smaller processes to produces reliable semiconductor devices.
- An amount of error that may have been acceptable for a 45 nm or 65 nm process may cause a contact or via to miss a targeted region, entirely in a 22 nm or smaller device.
- the problems that may be caused by misalignment include higher contact resistances between metal contact 110 and gates 102 , and in some cases, defective circuits. Higher resistances may result in longer RC time constants which may correspond to slower acceptable switching or operating frequencies for FETs 104 and 106 .
- the problem of the proper alignment is even more difficult because the gate dimension over the channel length is smaller than the smallest photolithographic dimension achievable in this process, so proper alignment without contact to the source/drain will be difficult.
- FIGS. 3 to 13 illustrate a method of forming contacts over FETs 104 and 106 of semiconductor device 26 , in accordance with an embodiment of the invention.
- FIG. 3 illustrates the formation of contacts 130 and 132 over gates 102 .
- Contacts 130 and 132 are formed without the use of mask, photolithographic tools, or molds to direct the placement of contacts 130 and 132 , according to an embodiment of the invention.
- Contacts 130 and 132 are selectively deposited.
- One technique is a plating process.
- a standard plating process is used; in another embodiment, an electroless plating.
- Selective deposition using electroless plating process includes selecting metals for the gate contacts 130 and 132 to be ones that will form only on the exposed gate electrodes to ensure that metal bumps are not formed on all exposed conductors on the die.
- the gate electrodes 102 are formed of tungsten, in which case, the preferred metal for the gate contacts is also tungsten since there are many well known techniques for selectively depositing tungsten on an existing tungsten and avoiding the deposition of the tungsten in places where the original tungsten is not present using chemical vapor deposition (CVD) techniques.
- CVD chemical vapor deposition
- gate 3 will be based at least in part on the type of material used for gate 102 .
- nickel is the preferred plating process.
- gold is also preferred while, in those cases in which the gate electrode is made of copper, copper is preferred, and if the gate is made of tungsten, then tungsten is preferred.
- gate electrodes 102 are exposed.
- the semiconductor device 26 is then bathed or dipped into an electroless plating bath, which may include chemicals such as nickel, water, sodium hypophosphite, and/or glycine. If the metal to be deposited is copper, the bath will include copper in place of the nickel, and similar substitutions will be made for other metals. Some of the metal will adhere to gate electrodes 102 to form contacts 130 and 132 extending perpendicular to the plane of the surface of gate electrodes 102 .
- gate electrodes 102 are comprised of aluminum or gold and contacts 130 and 132 are formed from nickel. As previously noted, if the gate electrodes 102 are tungsten, then the contacts 130 , 132 will be tungsten; or, if they are copper, the contacts will be copper.
- Gates 102 may be pre-treated in preparation for the electroless process. Pre-treating seed metals or materials, those upon which the selective deposition will occur, may make the metal better capable of making strong adhesions to the metal used in the electroless bath.
- the pre-treatment or activation process may include several wet process steps with acids and/or catalyzation agents.
- the selective deposition can be done by plating, with or without an electrode coupled to the metal.
- electrode plating can be done in the very selective fashion in small geometries and if plating with an electrode is carried out, the appropriate metal connections are made to the gate electrodes on the die and these can be etched away at a later step.
- electroless plating can be carried out.
- selective CVD deposition of tungsten, copper, or other gate contact metals can be performed. If selective CVD deposition is being carried out, the final step in forming the gate electrode may include the appropriate seed layer as the topmost layer on the gate electrode.
- contacts 130 and 132 using selective deposition without molds or masks advantageously eliminates potential issues surrounding misalignment of a gate contact because contacts 130 and 132 are formed using the gate electrodes as the seed layer. Such a process also removes the size constraints of contacts which are put in place by design rules to compensate for error tolerances of photomask alignment tools. As a result, gate contacts may be formed over the entire surface area of the gate electrode, thereby reducing the contact resistance and timing delays associated with smaller contacts and misaligned contacts. Furthermore, the selective deposition process removes the processing steps of having to deposit a mask layer and etch gate openings to protect remaining portions of semiconductor device 26 from a blanket metal deposition. Thus, another advantage of implementing a selective deposition process to form a gate contact is an overall a potentially faster fabrication process.
- contacts 130 and 132 may be formed with an electroless process that uses molds, according to another embodiment of the invention.
- the use of molds in an electroless process may be used to increase the selectivity of the deposition.
- the molds may be formed by etching patterns in a polymer layer mask, SiO 2 mask, or the like to further limit what regions of semiconductor device 26 will be exposed to the electroless plating metal.
- the use of molds may also facilitate the formation of contacts 130 and 132 by concentrating solution over the area of interest, e.g., gates 102 , and thus reduce the time of contact formation.
- electroless plating of a metal, such as nickel, to another metal, such as gold or aluminum
- electroless plating techniques can be used to form metal bumps or structures over silicon or other non-metals.
- electroless plating may be used to form dielectric or insulator over metal or to form insulator over silicon or other non-metals.
- structures formed with an electroless plating process may be covered with an encapsulating film, such as silicon-nitride. The encapsulating film can then be used as a stop layer to facilitate the creation of various openings and to mitigate the effects of photomask alignment errors.
- U.S. Pat. No. 7,235,483 discusses electroless deposition of dielectrics and is hereby incorporated by reference.
- FIG. 4 illustrates a dry or wet cleaning of semiconductor device 26 after the electroless plating process.
- the dry or wet cleaning removes possible metal residuals that may remain on the non-gate areas as a result of the selective deposition process.
- gate contacts 130 and 132 there will be some minor residue of the metal contact material at different locations on the die.
- the metal will form only on the desired locations, from a practice standpoint, some residual metal will form stringers or other residue at various locations on the die. Accordingly, a blanket etch without a mask is carried out in order to remove all stringers and other residue from the selected deposition process.
- the gate contacts 130 and 132 are therefore grown substantially taller than needed for the final embodiment, for example, in some embodiments twice as high as needed so that when a blanket etch back is performed without any mask, there is an assurance that all residue will be removed which is not at the desired location for the contacts 130 and 132 .
- FIG. 5 illustrates a process of applying a gate metal encapsulator layer 134 over the surface of semiconductor device 26 , according to an embodiment of the invention.
- the encapsulator layer 134 may be silicon nitride or silicon dioxide and is deposited to protect contacts 130 and 132 , as well as any exposed portions of transistors 104 and 106 .
- the encapsulator layer 134 may be similarly applied to a metal over silicon electroless deposition, a dielectric over silicon electroless deposition, or a dielectric over metal electroless deposition.
- the material used for the encapsulator layer 134 is selected to enable other layers to be used later in the process. In one embodiment it acts as a stop layer when etching other layers to facilitate opening contacts, as described later herein.
- layer 134 When layer 134 is deposited, particular steps are taken in anticipation of a blanket etch of this layer 134 . It is desired to etch the portion of layer 134 that is over the source/drain regions 74 , 76 , 78 , 80 while leaving a layer 134 over the gate contacts 130 , 132 .
- a first step which is carried out to assist in the process is that the top surface of source/drain implants are provided with a treatment so that when the layer 134 is deposited on the source/drain regions it will incorporate some additional material so as to have a faster etch rate than that portion of the layer which is on top of the metal 130 , 132 .
- a silicon based layer is doped with a heavy dopant, such as boron, phosphorous, or other materials, it will etch significantly faster than undoped material.
- Such a treatment can be carried out for silicon nitride or silicon dioxide with the appropriate additional treatment material being provided at an upper surface of the source/drain regions when they are initially formed during the formation of the transistor, as shown in FIG. 1 .
- This treatment can take place while the windows for the source/drain implant are opened and can be a final step which is performed after the source/drain implants have been made and after the appropriate anneal and heating steps but before removal of the source/drain mask.
- This stage of the process is shown in detail in FIG. 2 of the prior U.S. application Ser. No. 13/494,965, which is incorporated in its entirety by reference, as one example.
- mask openings for source/drain implants are well known in the art, and since this process can be used with any other processes besides the particular one which is incorporated by reference the treatment of the source/drain areas can be provided as a final step when the source/drain windows are open, as will be well known to those of skill in the art given the teachings herein.
- the mask is in place which covers where the gate electrode will be formed, and therefore the treatment material does not overlay the substrate at that location where the gate electrode will be formed and is positioned only over the source/drain regions.
- a possible treatment material is a heavy dose of boron for the P-channel transistors and a heavy dose of phosphorous for the N-channel transistors. This final heavy dose is left at the very top surface of the source/drain regions and is not subjected to a heating and drive step. Accordingly, when the layer 134 is later formed, the doping material will uptake into the silicon based layer 134 and it will subsequently have a faster etch rate over those portions which are over the source/drain region since it contains a dopant.
- the deposition mask can be a high density oxide or BPSG oxide, both of which are known to have differential etch rates based on the local doping concentration.
- a silicon dioxide if formed in the presence of heavy boron or phosphorous is well known to uptake the material during the formation process, and thus become appropriately doped.
- an oxide is used for layer 134 , which will have a differential etch rate over the source/drain than it does with respect to other locations in the same oxide layer, such as over the metal gate contacts in order to provide the differential etch, as will be explained later herein.
- silicon nitride layer 134 there exists the CVD corner effect, in which silicon nitride will be deposited somewhat more thick on top of the metal layer than on the source/drain regions.
- the process is modified by adjusting the bias to enhance this growth deposition so that the layer 134 will grow more rapidly on the top of the metal area and be somewhat thicker over the metal gate contact 130 , 132 than over the source/drain regions on the substrate 34 .
- This difference can be seen in FIG. 5 , in which the thickness of the layer 134 is greater on top of the metal contacts 130 and 132 than it is over the substrate 34 over the source/drain region locations.
- An additional step that can be taken prior to the deposition of the layer 134 is to slightly roughen up the surface of the source/drain regions while the region is exposed. If the surface is slightly roughened, this will reduce the density of the silicon nitride or silicon dioxide as it is deposited on the substrate; however, as deposited on top of the metal gate the density will be greater. Therefore, when etched, the etch rate of the silicon nitride layer 134 over the substrate will be more rapid than over the gate electrode.
- the substrate electrical bias in order to improve the selectable etchability of the portion of the layer which is on the substrate as compared to the layer which is on top of the gate.
- the electrical bias can be controlled during the deposition process in order to have thicker growth at the top of the gate contacts 130 and 132 than the layer 134 that is on the substrate.
- the electrical bias can be controlled to etch the portion of the layer 134 that is on the substrate, than the portion which is over the gate contacts 130 and 132 .
- FIG. 6 illustrates a process of depositing an oxide layer 136 over the encapsulator layer 134 .
- a blanket deposition to a desired height is carried out. The height is preferably above the topmost portion of layer 134 at all locations so that a layer 136 can be planarized in a CMP.
- Layer 136 is therefore a planarizing layer.
- Layer 136 can act as a planarizing layer in two respects. First, it fills in the recesses more quickly than it covers the top of the high features and thus creates a more planar surface.
- a PSG or BPSG layer that is highly planar and can be reflowed after deposition to be more planar.
- FIG. 7 illustrates a process of performing a chemical mechanical planarization (CMP) of oxide 136 .
- CMP chemical mechanical planarization
- FIG. 8A illustrates depositing a hard mask 138 over the encapsulating layer 134 and contact oxide 136 .
- the hard mask deposition facilitates etching openings to regions of FETs 104 and 106 , such as to source and drain regions.
- the hard mask 138 is preferably formed as a blanket deposition over the entire wafer.
- the hard mask is a type of nitride.
- titanium nitride, TIN is used as the hard mask.
- a silicon nitride or tantalum nitride may be used. Use of tantalum nitride is preferred if the gate contact is copper.
- FIG. 8B illustrates a masking layer 137 which has been formed overlying the hard mask 138 .
- the masking layer 137 may be a photoresist or any other appropriate masking layer which is patternable using photolithographic techniques.
- the mask 137 has openings 139 over those locations where the source/drain contacts will be located.
- the opening 139 it is sufficiently large to completely cover the gate contact 132 as well as those portions of the source and drain to which a contact opening will be formed for the same transistor. Since one gate contact 132 is very small, and in many cases will be smaller than the minimum line width which can easily be formed by a photoresist mask, the particular structure as described herein which permits a single opening to be used for both the source and the drain and which completely overlaps the gate is particularly advantageous. Thus, contacts can be made to the proper locations even when such contacts are smaller than the minimum dimension line with it can be formed for a particular process.
- FIG. 9 illustrates a process of etching through hard mask 138 , encapsulating film 134 , and oxide 136 to form openings 140 to regions of FETs 104 and 106 , such as source and drain regions.
- This process includes applying a photoresist 137 , developing and removing some of the hard mask 138 at the desired openings 139 to create openings 140 as described with respect to FIG. 8B .
- the etch process used is an anisotropic reactive ion etch (RIE), which first etches through openings 139 to remove layer 138 . The etch then removes layer 136 .
- the etch chemistry is charged to etch away removes sections of encapsulating film 134 that are covering source/drain regions of FETs 104 and 106 while leaving a layer of encapsulating film 134 sidewalls and over the gate contacts intact.
- RIE anisotropic reactive ion etch
- the openings 140 are formed using standard photolithographic techniques and a photoresist which is exposed in a selected pattern and then etched to be removed which leaves openings 141 through which the oxide layer 136 is subjected to a blanket etch that is highly selected to just the oxide layer 136 and does not etch the nitride protective layer 134 .
- the openings 140 are extremely large as compared to the width of the gate electrode, which corresponds to the channel length. Namely, the openings 140 will be sufficiently large as to include the entire transistor of the source, the drain and the gate electrode. Because the transistors 104 and 106 are formed using particular techniques by which the features can be substantially smaller than the photolithographic process, it is not possible at the stage of FIG.
- the gate electrode itself will have dimensions substantially smaller than can be selectively and properly aligned with photolithographic technique, which is one of the problems solved by the present invention as described herein.
- the individual particular features of the source, the drain and the gate electrode are each smaller than the standard photolithographic process can be properly aligned with the mask, together, they form a single transistor and the size of one entire transistor is sufficiently large that the line width of the available photolithographic process can be properly formed and correctly aligned over individual transistors.
- a blanket etch which selectively removes all of oxide layer 136 can be used which stops on layer 134 is acceptable because then nitride layer 134 covers the top of the gate contact and therefore it is not exposed during the blanket etch of layer 136 .
- the present invention therefore provides the convenient possibility of using a single mask to open up both the source and the drain contacts at the same time using the same opening for the same feature size in the photolithographic process.
- the etch chemistry is changed and a blanket etch of layer 134 is carried out in order to expose the source/drain regions.
- a blanket etch of layer 134 is carried out in order to expose the source/drain regions.
- two preparation steps were carried out in order to ensure that the source/drain regions were exposed during the blanket etch while the layer 134 on top of the gate electrodes 130 and 132 is not fully removed and the gate contacts are not exposed.
- the thickness of the layer 134 over the gate contacts has been reduced somewhat, but is still sufficiently thick to protect the gate contact.
- the substrate region over the source/drain regions was provided with a special treatment so that when the silicon nitride layer (or silicon dioxide) was later etched in the blanket etch of FIG. 9 it will have a faster etch rate over the source/drain regions than on top of the metal gate, which does not receive the special treatment.
- the differential deposition rate was enhanced to increase the height of the deposition over the metal gate contacts 130 and 132 so that it has a somewhat thicker layer than the same layer 134 on the substrate.
- the layer 134 over the substrate will be completely etched away and fully removed to expose the substrates, and while some of the layer 134 on top of the gate electrodes 130 and 132 will be removed so that it becomes thinner, a sufficient material 134 will remain over the gate electrodes to fully insulate them from later steps and electrically isolate them from a conductive layer to be deposited on the source/drain regions. Accordingly, the combination of the differential etch rate of the layer 134 over the source/drain regions as well as the difference in thickness of the deposition combine to assure that all of layer 134 will be removed over the source/drain regions but only some of the layer 134 on top of the gate of contacts 130 and 132 is removed.
- layer 134 is preferably made of the silicon nitride; however, alternatively it may be made of a silicon dioxide which has a different density and other properties so that it is selectively etchable with respect to oxide layer 136 . Namely, if an oxide layer is used for 134 , it would be desirable to etch layer 136 at the mask openings 140 with an etch that is preferential to not etch layer 134 . Once layer 134 is fully exposed, then the etch chemistry is changed so as to rapidly etch layer 134 with a very slow etch rate of 136 .
- the area opened by etch 140 corresponds to the opening 139 in the mask layer 137 and extends on both sides of the gate contact so as to open the source/drain regions simultaneously with protecting the top portion of the gate contact which is covered by the silicon nitride layer 134 .
- source/drain openings 141 will be provided to the substrate.
- FIG. 10 illustrates a process of applying a silicide layer 142 to regions of the FETs, such as source and drain regions.
- the application of silicide layer 142 creates a low resistance connection to the regions of FETs to which it has been applied.
- the preferred material for the silicide layer 142 is nickel so as to form a nickel silicide.
- Nickel silicide has been found acceptable for very low temperature application and transition to the silicide phase, and it has also been demonstrated that it can be deposited into very small openings. Therefore, a preferred material for the silicide layer 142 is nickel silicide.
- a titanium silicide, tantalum silicide, or a palladium silicide may be used.
- FIG. 11 illustrates a process of depositing a liner layer 144 in preparation for the deposition of a contact metal to the source and drain.
- Layer 144 is preferably a sandwich of titanium and titanium nitride, a commonly used liner known as Ti/TiN.
- the liner 144 also includes a barrier layer that will have a barrier metal that will block copper from leaving the opening, such as tantalum, and may include a TaN layer of sufficient density and thickness to provide a barrier to copper entering the silicon layer 34 .
- FIG. 12 illustrates a process of depositing a layer of contact metal 146 to fill openings 140 .
- the contacts 130 and 132 are formed from a different metal than the contact metal 146 , so that the metal of contacts 130 and 132 or the metal of contact metal 146 may be used as an end of etch layer during subsequent CMP processes, according to one embodiment of the invention.
- FIG. 13 illustrates performing a CMP to isolate and open contacts 148 and 150 , associated with FET 104 , and to open contacts 152 and 154 , associated with FET 106 .
- the CMP illustrated in FIG. 13 may use oxide 136 or encapsulating film 34 as a stop layer.
- FIG. 13 is now at the stage at which additional metal interconnection layers will be formed on the substrate 28 , as conductive lines to connect various transistors and circuits to each other.
- interconnect layers can be formed overlying oxide layer 136 .
- Such interconnect layers may include low k dielectrics, copper wiring lines, and other types of interconnect structure well known in the art.
- the gate contacts 130 and 132 at an opening which is out of plane to that shown in FIG. 13 . Namely, at a location which is either behind or in front of the cross sections shown in FIG. 13 , an opening is made through the layer 134 in order to provide access to the gate contacts for electrical connection to higher levels and the metal wire layer. Accordingly, the wiring interconnects to the gate contacts can be made wider and at a location in which the source/drain contacts 148 - 154 are covered with an insulator so that appropriate photolithographic techniques can be used to access the gate contact without shorting the gate to its own source and drain.
- FIG. 14 illustrates performing a CMP in an alternative embodiment in order to open gate contacts to 130 and 132 at the same time as opening contacts 148 , 150 , 152 , and 154 to other regions of FETs 104 and 106 .
- the contacts 130 and 132 may be formed with a metal, such as nickel, that is different than the metal used to form contacts 148 , 150 , 152 , and 154 , e.g., copper, tungsten, or aluminum, the metal of contacts 130 and 132 can be used as an etch stop layer to simultaneously open all contacts with a single CMP.
- This efficient CMP process may reduce the overall process fabrication time by eliminating steps that may have been needed to open the contacts 130 and 132 after having opened the other contacts 148 , 150 , 152 , and 154 .
- layer 132 being an etch stop layer with respect to layer 154 , it can be an end of etch indication layer. Namely, while the structure shown in FIG. 13 is subjected to a universal etch chemistry in a CMP etch, all exposed layers will etch at a generally uniform etch rate. When layer 130 is reached, this will cause a new chemical, such as nickel, to appear in the etch residue.
- etch marker This will be used as an end of etch marker to indicate that the gate contacts have been reached and after some small additional etch, such as a 10 % overetch to ensure that all gate contacts of all transistors are exposed, the etch is completed to obtain the structure shown in FIG. 14 .
- FIGS. 15-18 illustrate an alternative embodiment for forming the contacts to the source/drain.
- the stage in the process in FIG. 15 corresponds to FIG. 6 of the first embodiment. Up until this stage in the process in FIGS. 3-6 the same process steps are carried out to form the same structure and therefore they will not be repeated.
- stage 6 there is a modification of the process for a new embodiment as will now be explained and shown with respect to FIGS. 15-18 .
- the dielectric oxide 136 is deposited somewhat thicker than in the first embodiment as shown in FIG. 6 .
- FIG. 16 illustrates that the layer 136 is planarized by an appropriate technique, such as CMP or other planarizing etch and deposit.
- An upper layer 138 is thereafter deposited on top of layer 136 as a hard mask similar to that shown in FIG. 8A at the first embodiment.
- the difference between the two embodiments can be seen by comparing FIG. 16 to FIG. 8A .
- the oxide layer 136 is planarized until it is flush with the encapsulation layer 134 , and the hard mask 138 overlays both the layer 136 and the gate contact encapsulation layer 134 .
- the oxide layer 136 is planarized until it is flush with the encapsulation layer 134
- the hard mask 138 overlays both the layer 136 and the gate contact encapsulation layer 134 .
- the layer 136 it is only necessary that the layer 136 be sufficiently high that it is fully planarized when it reaches the same height as the gate encapsulation layer 134 .
- the layer 136 is sufficiently high that when fully planarized it is still planarized it is still spaced some distance above the gate encapsulation layer 134 in this alternative embodiment. The amount of the distance is exaggerated in FIG. 16 , and in practical application may be somewhat lower and be only a small distance above layer 134 over the gate.
- FIGS. 8B-15 Following the deposition of hard mask 138 , similar steps are carried out similar to that shown in FIGS. 8B-15 . Namely, a mask 137 , similar to that shown in FIG.
- the layer 134 has been formed to have a preferential etch rate on the substrate somewhat faster than over the metal areas in one embodiment.
- the layer on top of the gate contacts 130 and 132 will be thicker so that even if the etch rate is the same, the source/drain contacts will be exposed prior to reaching the gate electrode.
- FIG. 18 the same steps are carried out as shown in FIGS. 10-13 , even though all the details are not shown in the simplified view of FIG. 18 .
- the source regions will be silicided with a silicide layer similar to that as 142 , and then a liner will be provided, similar to liner 144 followed by a planar etchback to provide access to the source/drain regions.
- the interconnection to the gate contacts 130 and 132 is made at a different location, out of plane with the cross section shown in FIG. 18 .
- the contacts 146 have an enlarged area which overlaps the gate contact 132 so that interconnection metals may be more easily aligned with the source and drain contacts.
- both the source and drains have an expanded upper surface which overlaps a portion of the gate electrode and the gate contact, and are separated therefrom by the encapsulation layer 134 .
- the height of the source contact and the drain contact extends to be higher than the gate contact by an amount equal to the sum of the heights of the first insulating layer and the second insulating layer.
- the source contact and the drain contact both overlay the gate contact, the cross-sectional area of the source contact and the drain contact being greater in the region above the gate contact than in the region laterally adjacent to the gate contact.
- the area of the source and drain contacts expands to be over the gate contact to provide a greater surface area at the top region of layer 136 . This is possible because there is an insulation layer 134 over the gate contact at the region where the source and drain contacts are made.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/494,973 US8685850B2 (en) | 2011-06-13 | 2012-06-12 | System and method of plating conductive gate contacts on metal gates for self-aligned contact interconnections |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161496523P | 2011-06-13 | 2011-06-13 | |
US13/494,973 US8685850B2 (en) | 2011-06-13 | 2012-06-12 | System and method of plating conductive gate contacts on metal gates for self-aligned contact interconnections |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120313153A1 US20120313153A1 (en) | 2012-12-13 |
US8685850B2 true US8685850B2 (en) | 2014-04-01 |
Family
ID=47292420
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/494,973 Active 2032-08-24 US8685850B2 (en) | 2011-06-13 | 2012-06-12 | System and method of plating conductive gate contacts on metal gates for self-aligned contact interconnections |
Country Status (1)
Country | Link |
---|---|
US (1) | US8685850B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106252326A (en) * | 2015-06-09 | 2016-12-21 | 意法半导体公司 | Contact structures in the pre-metal dielectric of integrated circuit or interlevel dielectric layer |
US9899265B2 (en) | 2014-02-12 | 2018-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate structures with various widths and method for forming the same |
US11908798B2 (en) | 2020-12-23 | 2024-02-20 | Samsung Electronics Co., Ltd. | Integrated circuit devices having improved contact plug structures therein |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8877596B2 (en) * | 2010-06-24 | 2014-11-04 | International Business Machines Corporation | Semiconductor devices with asymmetric halo implantation and method of manufacture |
US8969154B2 (en) * | 2011-08-23 | 2015-03-03 | Micron Technology, Inc. | Methods for fabricating semiconductor device structures and arrays of vertical transistor devices |
US9748356B2 (en) | 2012-09-25 | 2017-08-29 | Stmicroelectronics, Inc. | Threshold adjustment for quantum dot array devices with metal source and drain |
US9601630B2 (en) * | 2012-09-25 | 2017-03-21 | Stmicroelectronics, Inc. | Transistors incorporating metal quantum dots into doped source and drain regions |
US9018092B2 (en) * | 2012-09-27 | 2015-04-28 | Stmicroelectronics, Inc. | Encapsulated metal interconnect |
US10319630B2 (en) | 2012-09-27 | 2019-06-11 | Stmicroelectronics, Inc. | Encapsulated damascene interconnect structure for integrated circuits |
US9034759B2 (en) * | 2013-01-13 | 2015-05-19 | United Microelectronics Corp. | Method for forming interlevel dielectric (ILD) layer |
US10002938B2 (en) | 2013-08-20 | 2018-06-19 | Stmicroelectronics, Inc. | Atomic layer deposition of selected molecular clusters |
US20160005822A1 (en) * | 2014-07-01 | 2016-01-07 | Qualcomm Incorporated | Self-aligned via for gate contact of semiconductor devices |
TWI595613B (en) | 2014-11-18 | 2017-08-11 | 矽品精密工業股份有限公司 | Semiconductor package and fabrication method thereof |
US9576957B2 (en) * | 2015-06-03 | 2017-02-21 | International Business Machines Corporation | Self-aligned source/drain contacts |
US10032674B2 (en) * | 2015-12-07 | 2018-07-24 | International Business Machines Corporation | Middle of the line subtractive self-aligned contacts |
CN107452680B (en) * | 2016-06-01 | 2020-05-05 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method for manufacturing the same |
US11276767B2 (en) * | 2017-03-15 | 2022-03-15 | International Business Machines Corporation | Additive core subtractive liner for metal cut etch processes |
US10269621B2 (en) | 2017-04-18 | 2019-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact plugs and methods forming same |
US11264506B2 (en) * | 2018-10-31 | 2022-03-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR102551989B1 (en) * | 2018-12-18 | 2023-07-06 | 엘지디스플레이 주식회사 | Transistor and electronic device |
US20210384072A1 (en) * | 2020-06-07 | 2021-12-09 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor structure and forming method thereof |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5728619A (en) * | 1996-03-20 | 1998-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective reactive Ion etch (RIE) method for forming a narrow line-width high aspect ratio via through an integrated circuit layer |
US6004843A (en) * | 1998-05-07 | 1999-12-21 | Taiwan Semiconductor Manufacturing Company | Process for integrating a MOS logic device and a MOS memory device on a single semiconductor chip |
US6391704B1 (en) * | 2000-11-14 | 2002-05-21 | Samsung Electronics Co., Ltd. | Method for manufacturing an MDL semiconductor device including a DRAM device having self-aligned contact hole and a logic device having dual gate structure |
US6632715B2 (en) * | 1999-06-29 | 2003-10-14 | Nec Electronics Corporation | Semiconductor device having nonvolatile memory cell and field effect transistor |
US7217657B2 (en) * | 2002-02-28 | 2007-05-15 | Advanced Micro Devices, Inc. | Semiconductor device having different metal silicide portions and method for fabricating the semiconductor device |
US7235483B2 (en) | 2002-11-19 | 2007-06-26 | Blue29 Llc | Method of electroless deposition of thin metal and dielectric films with temperature controlled stages of film growth |
US20090017625A1 (en) * | 2007-07-14 | 2009-01-15 | Kyoung Woo Lee | Methods For Removing Gate Sidewall Spacers In CMOS Semiconductor Fabrication Processes |
US20090273035A1 (en) * | 2008-04-30 | 2009-11-05 | Kai Frohberg | Method for selectively removing a spacer in a dual stress liner approach |
US7888742B2 (en) * | 2007-01-10 | 2011-02-15 | International Business Machines Corporation | Self-aligned metal-semiconductor alloy and metallization for sub-lithographic source and drain contacts |
US8558290B2 (en) * | 2011-08-25 | 2013-10-15 | Globalfoundries Inc. | Semiconductor device with dual metal silicide regions and methods of making same |
-
2012
- 2012-06-12 US US13/494,973 patent/US8685850B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5728619A (en) * | 1996-03-20 | 1998-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective reactive Ion etch (RIE) method for forming a narrow line-width high aspect ratio via through an integrated circuit layer |
US6004843A (en) * | 1998-05-07 | 1999-12-21 | Taiwan Semiconductor Manufacturing Company | Process for integrating a MOS logic device and a MOS memory device on a single semiconductor chip |
US6632715B2 (en) * | 1999-06-29 | 2003-10-14 | Nec Electronics Corporation | Semiconductor device having nonvolatile memory cell and field effect transistor |
US6391704B1 (en) * | 2000-11-14 | 2002-05-21 | Samsung Electronics Co., Ltd. | Method for manufacturing an MDL semiconductor device including a DRAM device having self-aligned contact hole and a logic device having dual gate structure |
US7217657B2 (en) * | 2002-02-28 | 2007-05-15 | Advanced Micro Devices, Inc. | Semiconductor device having different metal silicide portions and method for fabricating the semiconductor device |
US7235483B2 (en) | 2002-11-19 | 2007-06-26 | Blue29 Llc | Method of electroless deposition of thin metal and dielectric films with temperature controlled stages of film growth |
US7888742B2 (en) * | 2007-01-10 | 2011-02-15 | International Business Machines Corporation | Self-aligned metal-semiconductor alloy and metallization for sub-lithographic source and drain contacts |
US20090017625A1 (en) * | 2007-07-14 | 2009-01-15 | Kyoung Woo Lee | Methods For Removing Gate Sidewall Spacers In CMOS Semiconductor Fabrication Processes |
US20090273035A1 (en) * | 2008-04-30 | 2009-11-05 | Kai Frohberg | Method for selectively removing a spacer in a dual stress liner approach |
US8558290B2 (en) * | 2011-08-25 | 2013-10-15 | Globalfoundries Inc. | Semiconductor device with dual metal silicide regions and methods of making same |
Non-Patent Citations (2)
Title |
---|
Fischer, A.C., et al., Selective Electroless Nickel Plating on Oxygen-Plasma-Activate Gold Seed Layers for the Formation of Low Contact Resistance Vias and Microstructures, KTH Royal Institute of Technology, Stockholm, Sweden, IEEE 978-1-4244-5764-9/10, 2010, pp. 472-475. |
Watanabe, H., et al., "Direct Nickel Plating on Aluminum Substrate for Microbumps Fabrication," Faculty of Engineering, Kanto Gakuin University, IEMT/IMC Proceedings, 1987, pp. 101-104. |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9899265B2 (en) | 2014-02-12 | 2018-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate structures with various widths and method for forming the same |
US10522412B2 (en) | 2014-02-12 | 2019-12-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate structures with various widths and method for forming the same |
US10879127B2 (en) | 2014-02-12 | 2020-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate structures for semiconductor devices |
CN106252326A (en) * | 2015-06-09 | 2016-12-21 | 意法半导体公司 | Contact structures in the pre-metal dielectric of integrated circuit or interlevel dielectric layer |
CN106252326B (en) * | 2015-06-09 | 2018-12-18 | 意法半导体公司 | The pre-metal dielectric of integrated circuit or the contact structures in interlevel dielectric layer |
US11908798B2 (en) | 2020-12-23 | 2024-02-20 | Samsung Electronics Co., Ltd. | Integrated circuit devices having improved contact plug structures therein |
Also Published As
Publication number | Publication date |
---|---|
US20120313153A1 (en) | 2012-12-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8685850B2 (en) | System and method of plating conductive gate contacts on metal gates for self-aligned contact interconnections | |
US7119005B2 (en) | Semiconductor local interconnect and contact | |
US10861742B2 (en) | Interconnect structure having an etch stop layer over conductive lines | |
US7902581B2 (en) | Semiconductor device comprising a contact structure based on copper and tungsten | |
US5863820A (en) | Integration of sac and salicide processes on a chip having embedded memory | |
US4822749A (en) | Self-aligned metallization for semiconductor device and process using selectively deposited tungsten | |
US7704811B2 (en) | Sub-lithographics opening for back contact or back gate | |
US6737347B1 (en) | Semiconductor device with fully self-aligned local interconnects, and method for fabricating the device | |
TWI683417B (en) | Three-dimensional memory devices and fabricating methods thereof | |
JPH0864822A (en) | Overpath mask/insulator for local interconnection and manufacture thereof | |
US11195791B2 (en) | Method for forming semiconductor contact structure | |
CN102543848A (en) | Semiconductor devices having through-contacts and related fabrication methods | |
US8383510B2 (en) | Semiconductor device comprising metallization layers of reduced interlayer capacitance by reducing the amount of etch stop materials | |
US8304834B2 (en) | Semiconductor local interconnect and contact | |
KR100554210B1 (en) | Dual damascene with self aligned via interconnects | |
US6034401A (en) | Local interconnection process for preventing dopant cross diffusion in shared gate electrodes | |
US11114382B2 (en) | Middle-of-line interconnect having low metal-to-metal interface resistance | |
US6025254A (en) | Low resistance gate electrode layer and method of making same | |
US11158536B2 (en) | Patterning line cuts before line patterning using sacrificial fill material | |
EP1317771B1 (en) | Improved semiconductor structure and method of fabrication | |
US6656825B2 (en) | Semiconductor device having an improved local interconnect structure and a method for forming such a device | |
US7205566B2 (en) | Transistor-level signal cutting method and structure | |
US20240178051A1 (en) | Method for Forming a Semiconductor Device | |
US8922023B2 (en) | Semiconductor device comprising metallization layers of reduced interlayer capacitance by reducing the amount of etch stop materials | |
JPH02260427A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CLEVENGER, LAWRENCE A.;RADENS, CARL J.;XU, YIHENG;SIGNING DATES FROM 20120612 TO 20120613;REEL/FRAME:028447/0719 Owner name: STMICROELECTRONICS, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHANG, JOHN H;REEL/FRAME:028448/0436 Effective date: 20120613 |
|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF ASSIGNEE PREVIOUSLY RECORDED ON JUNE 26, 2012, TO ADD "CORPORATION" PREVIOUSLY RECORDED ON REEL 028447 FRAME 0719. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNEE IS INTERNATIONAL BUSINESS MACHINES CORPORATION (HEREINAFTER REFERRED TO AS ASSIGNEE) . . .";ASSIGNORS:CLEVENGER, LAWRENCE A.;RADENS, CARL J.;XU, YIHENG;REEL/FRAME:029150/0972 Effective date: 20120613 |
|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE ASSIGNMENT COVER SHEET PREVIOUSLY RECORDED ON REEL 029150 FRAME 0972. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECT THE DATE YIHENG XU SIGNED THE ASSIGNMENT;ASSIGNORS:CLEVENGER, LAWRENCE A.;RADENS, CARL J.;XU, YIHENG;SIGNING DATES FROM 20120612 TO 20120613;REEL/FRAME:029187/0935 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |