CN103560120B - 一种化学法镀钯铜键合丝及其制备方法 - Google Patents

一种化学法镀钯铜键合丝及其制备方法 Download PDF

Info

Publication number
CN103560120B
CN103560120B CN201310559415.8A CN201310559415A CN103560120B CN 103560120 B CN103560120 B CN 103560120B CN 201310559415 A CN201310559415 A CN 201310559415A CN 103560120 B CN103560120 B CN 103560120B
Authority
CN
China
Prior art keywords
palladium
plating
copper
bonding wire
mass percent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310559415.8A
Other languages
English (en)
Other versions
CN103560120A (zh
Inventor
周晓光
杜连民
向翠华
苏宏福
陈彪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BEIJING DOUBLINK SOLDERS Co Ltd
Original Assignee
BEIJING DOUBLINK SOLDERS Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BEIJING DOUBLINK SOLDERS Co Ltd filed Critical BEIJING DOUBLINK SOLDERS Co Ltd
Priority to CN201310559415.8A priority Critical patent/CN103560120B/zh
Publication of CN103560120A publication Critical patent/CN103560120A/zh
Application granted granted Critical
Publication of CN103560120B publication Critical patent/CN103560120B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/43—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/43—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/43—Manufacturing methods
    • H01L2224/432—Mechanical processes
    • H01L2224/4321—Pulling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/43—Manufacturing methods
    • H01L2224/438—Post-treatment of the connector
    • H01L2224/43848—Thermal treatments, e.g. annealing, controlled cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554—Coating
    • H01L2224/45565—Single coating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554—Coating
    • H01L2224/45599—Material
    • H01L2224/456—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/45664—Palladium (Pd) as principal constituent

Abstract

本发明公开了一种化学法镀钯铜键合丝及其制备方法。该键合丝的元素质量百分比为：铜的质量百分比大于99.95％，磷的质量百分比为0.003％-0.04％，锰的质量百分比为0.003％-0.01％，余量为不可避免的杂质。本方法通过熔铸和拉丝、成品退火前化学镀钯、退火、清洗、复绕等步骤完成制备，在制备过程中合理使用各种参数。本发明解决了传统镀钯铜丝生产和性能的诸多问题，是镀钯键合铜丝在生产过程中安全、环保、节能、简单，极大程度上的提高了丝材的生产效率，而生产出的丝材性能十分良好、稳定，可以满足高端封装领域对丝材性能质量的要求。

Description

一种化学法镀钯铜键合丝及其制备方法
技术领域
本发明涉及金属键合丝领域，尤其涉及一种化学法镀钯铜键合丝及其制备方法。
背景技术
近几年随着金价不断攀升，封装领域的成本越来越高，目前镀钯铜键合丝代替金丝已经日趋成熟，但是目前国产镀钯铜丝只能应用在低端封装中，而高端封装仍然被国外的镀钯铜丝垄断，而目前世界上的镀钯方法绝大部分为电化学镀钯，工艺繁琐，成本大，污染大。
发明内容
本发明的目的就是针对现有技术存在的问题，提供一种化学法镀钯铜键合丝的制备方法，该方法制备的镀钯铜键合丝性能优秀，并且生产方法安全、节能、环保、简单，极大程度上提高了丝材的生产效率。
上述目的是通过下述方案实现的：
一种制备化学镀钯铜键合丝的方法，所述铜键合丝的元素质量百分比为：铜的质量百分比大于99.95%，磷的质量百分比为0.003%-0.04%，锰的质量百分比为0.003%-0.01%，余量为不可避免的杂质，其特征在于，所述方法包括以下步骤：
（1）熔铸和拉丝：在熔铸过程中加入0.003%-0.04%的磷和0.003%-0.01%的锰，加热方式采用中频加热，连铸方式采用下引式真空连铸，并控制熔铸和拉丝条件为：熔铸温度为1100-1300°C，真空度1.0*10-5Mpa，精炼时间20-40分钟，连铸速度150-300mm/分钟，形成的铜坯直径为4-10mm，拉丝速度为70-120m/min；
（2）化学镀钯：将铜键合丝成品在退火后单根放入镀钯液进行化学镀钯，镀钯液的钯离子浓度为5-20克每升，镀钯条件为镀钯液的pH值控制在9.5-10.3，镀钯液的温度控制在40-60摄氏度；
（3）退火：利用无水乙醇还原氧化铜的特性（CuO+CH3CH2OH—CH3CHO+Cu+H2O），用氮气加无水乙醇代替氮氢混合气进行退火保护；退火温度为250~500°C；
（4）清洗：利用无水乙醇在高温蒸发时爆炸力打掉丝上的脏物；
（5）对清洗后的键合丝进行复绕。
根据上述的制备方法，其特征在于，所述步骤（2）中使用的镀钯液中各成分的浓度为6.67~26.67g/LPdCl、10~20g/LNaH2PO2、100~160ml/LNH4OH、10~60g/LNH4Cl。
根据上述的制备方法，其特征在于，所述化学镀钯、退火、清洗和复绕一体完成，镀钯退火复绕速度为50米每分钟。
本发明的有益效果：本发明将磷和锰元素微量合金运用在键合铜丝领域中，磷元素微量在铜基体可以提高熔体的流动性，改善铜及合金的焊接性能、耐蚀性能，锰可以提高铜的强度和耐蚀性能。本发明的工艺解决了传统镀钯铜丝生产和性能的诸多问题，使镀钯键合铜丝在生产过程中安全、环保、节能、简单，极大程度上的提高了丝材的生产效率，而生产出的丝材性能十分良好、稳定，可以满足高端封装领域对丝材性能质量的要求。
具体实施方式
本发明的化学法镀钯铜键合丝，其元素质量百分比为：铜的质量百分比大于99.95%，磷的质量百分比为0.003%-0.04%，锰的质量百分比为0.003%-0.01%，余量为不可避免的杂质。
本发明将磷和锰元素微量合金第一次运用在键合铜丝领域中，磷元素微量在铜基体可以提高熔体的流动性，改善铜及合金的焊接性能、耐蚀性能，锰可以提高铜的强度和耐蚀性能。使铜基体在均匀合金化过程中提高了强度和抗氧化性。
本发明的制备方法包括以下步骤：
（1）熔铸和拉丝：在熔铸过程中加入0.003%-0.04%的磷和0.003%-0.01%的锰，加热方式采用中频加热，连铸方式采用下引式真空连铸，并控制熔铸和拉丝条件为：熔铸温度为1100-1300°C，真空度1.0*10-5Mpa，精炼时间20-40分钟，连铸速度150-300mm/min（即毫米/分钟），形成的铜坯直径为4-10mm（即毫米），拉丝速度为70-120m/min（即米/分钟）；
（2）化学镀钯：将铜键合丝成品在退火后单根放入镀钯液进行化学镀钯，镀钯液的钯离子浓度为5-20克每升，镀钯条件为镀钯液的pH值控制在9.5-10.3，镀钯液的温度控制在40-60摄氏度；化学还原钯法中使用的镀钯液为弱碱性，使用后为中性，较为环保。成品化学镀钯法的镀后钯层均匀，并且钯层厚度可控。另外传统工艺是在半成品时镀钯，这样丝材变硬，在后道加工时模具消耗量极大，本专利的化学镀钯方法可以最大程度的减小模具用量，节省资源。
（3）退火：利用无水乙醇还原氧化铜的特性（CuO+CH3CH2OH—CH3CHO+Cu+H2O），用氮气加无水乙醇代替氮氢混合气进行退火保护，比氢气还原安全；退火温度为250~500°C；
（4）清洗：利用无水乙醇（无水乙醇在突然达到它的沸点以上的温度时它会轻微无危害的爆炸的原理）在高温蒸发时的爆炸力打掉丝上的脏物；利用无水乙醇在高温蒸发时爆力打掉丝上的脏东西，代替去离子水清洗的步骤，可以节省用水量，节约用水。
（5）对清洗后的键合丝进行复绕。化学镀钯、退火、清洗和复绕一体完成，镀钯退火复绕速度为50米每分钟。
实施例1
（1）熔铸和拉丝：在熔铸过程中加入0.003%的磷和0.003%的锰，加热方式采用中频加热，连铸方式采用下引式真空连铸，并控制熔铸和拉丝条件为：熔铸温度为1100°C，真空度1.0*10-5Mpa，精炼时间20分钟，连铸速度150mm/min，形成的铜坯直径为4mm，拉丝速度为70m/min；
（2）化学镀钯：将铜键合丝成品在退火后单根放入镀钯液进行化学镀钯，镀钯液的，镀钯液成分为6g/LPdCl、10g/LNaH2PO2、100ml/LNH4OH、10g/LNH4Cl，镀钯液的pH值控制在9.5附近，镀钯液的温度控制在40摄氏度；化学还原钯法中使用的包钯液为弱碱性，使用后为中性，较为环保。成品化学镀钯法的镀后钯层均匀，并且钯层厚度可控。另外传统工艺是在半成品时镀钯，这样丝材变硬，在后道加工时模具消耗量极大，本专利的化学镀钯方法可以最大程度的减小模具用量，节省资源。
（3）退火：利用无水乙醇还原氧化铜的特性（CuO+CH3CH2OH—CH3CHO+Cu+H2O），用氮气加无水乙醇代替氮氢混合气进行退火保护，比氢气还原安全；退火温度为250°C；
（4）清洗：利用无水乙醇，在高温蒸发时爆炸力打掉丝上的脏物；利用无水乙醇在高温蒸发时爆力打掉丝上的脏东西，代替去离子水清洗的步骤，可以节省用水量，节约用水。
（5）对清洗后的键合丝进行复绕。化学镀钯、退火、清洗和复绕一体完成，镀钯退火复绕速度为50米每分钟。
实施例3
（1）熔铸和拉丝：在熔铸过程中加入0.04%的磷和0.01%的锰，加热方式采用中频加热，连铸方式采用下引式真空连铸，并控制熔铸和拉丝条件为：熔铸温度为1300°C，真空度1.0*10-5Mpa，精炼时间40分钟，连铸速度300mm每分钟，形成的铜坯直径为10mm，拉丝速度为120m/min；
（2）化学镀钯：将铜键合丝成品在退火后单根放入镀钯液进行化学镀钯，镀钯液成分为6.67g/LPdCl（对应钯离子浓度为5克每升）、10g/LNaH2PO2、100ml/LNH4OH、10g/LNH4Cl，镀钯液的pH值控制在9.5附近，镀钯液的温度控制在40摄氏度；化学还原钯法中使用的包钯液为弱碱性，使用后为中性，较为环保。成品化学镀钯法的镀后钯层均匀，并且钯层厚度可控。另外传统工艺是在半成品时镀钯，这样丝材变硬，在后道加工时模具消耗量极大，本专利的化学镀钯方法可以最大程度的减小模具用量，节省资源。
（3）退火：利用无水乙醇还原氧化铜的特性（CuO+CH3CH2OH—CH3CHO+Cu+H2O），用氮气加无水乙醇代替氮氢混合气进行退火保护，比氢气还原安全；退火温度为500°C；
（4）清洗：利用无水乙醇在高温蒸发时爆炸力打掉丝上的脏物；利用无水乙醇在高温蒸发时爆力打掉丝上的脏东西，代替去离子水清洗的步骤，可以节省用水量，节约用水。
（5）对清洗后的键合丝进行复绕。化学镀钯、退火、清洗和复绕一体完成，镀钯退火复绕速度为50米每分钟。
实施例4
（1）熔铸和拉丝：在熔铸过程中加入0.04%的磷和0.01%的锰，加热方式采用中频加热，连铸方式采用下引式真空连铸，并控制熔铸和拉丝条件为：熔铸温度为1300°C，真空度1.0*10-5Mpa，精炼时间40分钟，连铸速度300mm每分钟，形成的铜坯直径为10mm，拉丝速度为120m/min；
（2）化学镀钯：将铜键合丝成品在退火后单根放入镀钯液进行化学镀钯，镀钯液成分为26.67g/LPdCl（对应钯离子浓度为20克每升）、20g/LNaH2PO2、160ml/LNH4OH、60g/LNH4Cl，镀钯液的pH值控制在10.3附近，镀钯液的温度控制在60摄氏度；化学还原钯法中使用的镀钯液为弱碱性，使用后为中性，较为环保。成品化学镀钯法的镀后钯层均匀，并且钯层厚度可控。另外传统工艺是在半成品时镀钯，这样丝材变硬，在后道加工时模具消耗量极大，本专利的化学镀钯方法可以最大程度的减小模具用量，节省资源。
（3）退火：利用无水乙醇还原氧化铜的特性（CuO+CH3CH2OH—CH3CHO+Cu+H2O），用氮气加无水乙醇代替氮氢混合气进行退火保护，比氢气还原安全；退火温度为500°C；
（4）清洗：利用无水乙醇在高温蒸发时爆炸力打掉丝上的脏物；利用无水乙醇在高温蒸发时爆力打掉丝上的脏东西，代替去离子水清洗的步骤，可以节省用水量，节约用水。
（5）对清洗后的键合丝进行复绕。化学镀钯、退火、清洗和复绕一体完成，镀钯退火复绕速度为50米每分钟。

Claims (3)

1.一种制备化学镀钯铜键合丝的方法，所述铜键合丝的元素质量百分比为：铜的质量百分比大于99.95%，磷的质量百分比为0.003%-0.04%，锰的质量百分比为0.003%-0.01%，余量为不可避免的杂质，其特征在于，所述方法包括以下步骤：
（1）熔铸和拉丝：在熔铸过程中加入0.003%-0.04%的磷和0.003%-0.01%的锰，加热方式采用中频加热，连铸方式采用下引式真空连铸，并控制熔铸和拉丝条件为：熔铸温度为1100-1300°C，真空度1.0*10-5Mpa，精炼时间20-40分钟，连铸速度150-300mm/分钟，形成的铜坯直径为4-10mm，拉丝速度为70-120m/min；
（2）化学镀钯：将铜键合丝成品在退火后单根放入镀钯液进行化学镀钯，镀钯液的钯离子浓度为5-20克每升，镀钯条件为镀钯液的pH值控制在9.5-10.3，镀钯液的温度控制在40-60摄氏度；
（3）退火：利用无水乙醇还原氧化铜的特性（CuO+CH3CH2OH—CH3CHO+Cu+H2O），用氮气加无水乙醇代替氮氢混合气进行退火保护；退火温度为250~500°C；
（4）清洗：利用无水乙醇在高温蒸发时爆炸力打掉丝上的脏物；
（5）对清洗后的键合丝进行复绕。
2.根据权利要求1所述的制备方法，其特征在于，所述步骤（2）中使用的镀钯液中各成分的浓度为6.67~26.67g/LPdCl、10~20g/LNaH2PO2、100~160ml/LNH4OH、10~60g/LNH4Cl。
3.根据权利要求1或2所述的制备方法，其特征在于，所述化学镀钯、退火、清洗和复绕一体完成，镀钯退火复绕速度为50米每分钟。
CN201310559415.8A 2013-11-13 2013-11-13 一种化学法镀钯铜键合丝及其制备方法 Active CN103560120B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310559415.8A CN103560120B (zh) 2013-11-13 2013-11-13 一种化学法镀钯铜键合丝及其制备方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310559415.8A CN103560120B (zh) 2013-11-13 2013-11-13 一种化学法镀钯铜键合丝及其制备方法

Publications (2)

Publication Number Publication Date
CN103560120A CN103560120A (zh) 2014-02-05
CN103560120B true CN103560120B (zh) 2016-03-30

Family

ID=50014331

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310559415.8A Active CN103560120B (zh) 2013-11-13 2013-11-13 一种化学法镀钯铜键合丝及其制备方法

Country Status (1)

Country Link
CN (1) CN103560120B (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104911570A (zh) * 2015-05-14 2015-09-16 上海应用技术学院 一种在铜表面进行化学镀钯的镀液及其制备方法
CN109338156A (zh) * 2016-07-29 2019-02-15 陈文英 磁性镀层铜键合丝的制备方法
CN108315725A (zh) * 2018-01-11 2018-07-24 广东禾木科技有限公司 一种银键合丝表面的杂质的去除方法
CN109449133A (zh) * 2018-10-20 2019-03-08 深圳粤通应用材料有限公司 一种铜镀纯镍键合丝及其制备方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101326593A (zh) * 2005-12-07 2008-12-17 古河电气工业株式会社 用于布线的电线导体、用于布线的电线及其制造方法
CN102660695A (zh) * 2012-04-17 2012-09-12 重庆材料研究院 一种铜丝及其制备屏蔽铜网的方法
CN102884615A (zh) * 2010-04-14 2013-01-16 大自达电线株式会社 焊线

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01156441A (ja) * 1987-12-11 1989-06-20 Fujikura Ltd 極細線用銅線材
US8610291B2 (en) * 2006-08-31 2013-12-17 Nippon Steel & Sumikin Materials Co., Ltd. Copper alloy bonding wire for semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101326593A (zh) * 2005-12-07 2008-12-17 古河电气工业株式会社 用于布线的电线导体、用于布线的电线及其制造方法
CN102884615A (zh) * 2010-04-14 2013-01-16 大自达电线株式会社 焊线
CN102660695A (zh) * 2012-04-17 2012-09-12 重庆材料研究院 一种铜丝及其制备屏蔽铜网的方法

Also Published As

Publication number Publication date
CN103560120A (zh) 2014-02-05

Similar Documents

Publication Publication Date Title
CN103560120B (zh) 一种化学法镀钯铜键合丝及其制备方法
JP6611380B2 (ja) Ｎｄ−Ｆｅ−Ｂ系磁性体の表面に形成する複合めっき層及び当該複合めっき層を有するＮｄ−Ｆｅ−Ｂ系磁性体の製造方法
CN103088230B (zh) 一种汽车散热器用高铜合金带材
CN103556140A (zh) 一种用于化学法制备镀钯铜键合丝的镀钯液
CN102747345B (zh) 通过浸镍活化在pcb铜电路表面化学镀镍的方法
CN103614754B (zh) 一种片式铁氧体产品在电镀前的处理方法
CN101261888B (zh) 复合线
CN106129033B (zh) 一种具有磁性镀层铜键合丝及其制备方法
CN102237275B (zh) 一种新型贴片二极管的制造方法
CN103219246B (zh) 一种镀钯镀银的双镀层键合铜丝的制造方法
CN102214570B (zh) 一种高稳定触发二极管的制造方法
CN104377185A (zh) 镀金银钯合金单晶键合丝及其制造方法
CN103219249A (zh) 一种镀钯镀金的双镀层键合铜丝的制造方法
CN105297086B (zh) 铜柱栅阵列用镀锡铜柱制备方法
CN104451619A (zh) 一种smd led封装基板电镀结构及其电镀工艺
CN103219312B (zh) 一种镀钯镀金的双镀层键合铜丝
CN110880583A (zh) 一种提高膏栅结合的生产工艺
CN103219247B (zh) 一种镀银键合铜丝的制造方法
CN104593634A (zh) 一种化学镀金钯键合银合金丝及其制备方法
CN104195612A (zh) 一种镀银铜包钢线的无氰化生产工艺
CN103219311B (zh) 一种镀钯镀银的双镀层键合铜丝
CN103219245B (zh) 一种镀钯键合铜丝的制造方法
CN102231404A (zh) 一种太阳能单晶硅片的清洗工艺
CN207002846U (zh) 一种具有电场的电路板化镍金镀槽
CN103219248B (zh) 一种镀金键合铜丝的制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant