CN103026630B - 具有可调谐带宽的跟踪与保持架构 - Google Patents
具有可调谐带宽的跟踪与保持架构 Download PDFInfo
- Publication number
- CN103026630B CN103026630B CN201180036519.XA CN201180036519A CN103026630B CN 103026630 B CN103026630 B CN 103026630B CN 201180036519 A CN201180036519 A CN 201180036519A CN 103026630 B CN103026630 B CN 103026630B
- Authority
- CN
- China
- Prior art keywords
- coupled
- transistor
- circuit
- adc
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
- H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/857,674 | 2010-08-17 | ||
| US12/857,674 US8248282B2 (en) | 2010-08-17 | 2010-08-17 | Track and hold architecture with tunable bandwidth |
| PCT/US2011/048037 WO2012024371A2 (en) | 2010-08-17 | 2011-08-17 | Track and hold architecture with tunable bandwidth |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103026630A CN103026630A (zh) | 2013-04-03 |
| CN103026630B true CN103026630B (zh) | 2016-10-12 |
Family
ID=45593579
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201180036519.XA Active CN103026630B (zh) | 2010-08-17 | 2011-08-17 | 具有可调谐带宽的跟踪与保持架构 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US8248282B2 (enExample) |
| JP (1) | JP5940537B2 (enExample) |
| CN (1) | CN103026630B (enExample) |
| WO (1) | WO2012024371A2 (enExample) |
Families Citing this family (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8593181B2 (en) * | 2011-08-04 | 2013-11-26 | Analog Devices, Inc. | Input switches in sampling circuits |
| EP2634774B1 (en) * | 2012-02-28 | 2019-09-18 | Nxp B.V. | Track and hold circuit and method |
| JP5702357B2 (ja) * | 2012-03-23 | 2015-04-15 | 旭化成エレクトロニクス株式会社 | ブートストラップスイッチ回路 |
| US8525574B1 (en) * | 2012-05-15 | 2013-09-03 | Lsi Corporation | Bootstrap switch circuit with over-voltage prevention |
| KR101925355B1 (ko) | 2012-09-27 | 2018-12-06 | 삼성전자 주식회사 | 비디오 신호 처리 장치 |
| KR102077684B1 (ko) * | 2013-01-09 | 2020-02-14 | 삼성전자주식회사 | 내부 스큐를 보상하는 반도체 장치 및 그것의 동작 방법 |
| US8866652B2 (en) | 2013-03-07 | 2014-10-21 | Analog Devices, Inc. | Apparatus and method for reducing sampling circuit timing mismatch |
| GB201305473D0 (en) | 2013-03-26 | 2013-05-08 | Ibm | Sampling device with buffer circuit for high-speed adcs |
| GB2516152A (en) * | 2013-05-02 | 2015-01-14 | Skyworks Solutions Inc | Mixed mode time interleaved digital-to-analog converter for radio-frequency applications |
| FR3014268A1 (fr) | 2013-12-04 | 2015-06-05 | St Microelectronics Sa | Procede et dispositif de compensation du desappariement de bandes passantes de plusieurs convertisseurs analogiques/numeriques temporellement entrelaces |
| KR102094469B1 (ko) | 2013-12-10 | 2020-03-27 | 삼성전자주식회사 | 디지털-아날로그 변환 장치 및 방법 |
| KR102188059B1 (ko) | 2013-12-23 | 2020-12-07 | 삼성전자 주식회사 | Ldo 레귤레이터, 전원 관리 시스템 및 ldo 전압 제어 방법 |
| US9287889B2 (en) * | 2014-04-17 | 2016-03-15 | The Board Of Regents, The University Of Texas System | System and method for dynamic path-mismatch equalization in time-interleaved ADC |
| EP2953265B1 (en) | 2014-06-06 | 2016-12-14 | IMEC vzw | Method and circuit for bandwidth mismatch estimation in an a/d converter |
| EP2977989B1 (en) * | 2014-07-25 | 2019-05-08 | IMEC vzw | Sample-and-hold circuit for an interleaved analog-to-digital converter |
| US9401727B1 (en) * | 2015-08-27 | 2016-07-26 | Telefonaktiebolaget Lm Ericsson (Publ) | Shared circuit configurations for bootstrapped sample and hold circuits in a time-interleaved analog to digital converter |
| US9419639B1 (en) * | 2015-09-23 | 2016-08-16 | Qualcomm Incorporated | Low distortion sample and hold switch |
| CN106341132B (zh) * | 2016-08-08 | 2019-05-24 | 中国工程物理研究院电子工程研究所 | 时间交织采样adc的误差盲校正方法 |
| TWI849512B (zh) * | 2016-09-12 | 2024-07-21 | 美商美國亞德諾半導體公司 | 自舉式切換電路 |
| CN107294534B (zh) * | 2017-05-15 | 2020-10-23 | 中山大学 | 用于窄带信号采样的双通道tiadc频响失配实时校正方法 |
| US10644497B2 (en) | 2017-05-17 | 2020-05-05 | International Business Machines Corporation | Charge pump for distributed voltage passgate with high voltage protection |
| CN107359877B (zh) * | 2017-06-28 | 2020-07-10 | 中国工程物理研究院电子工程研究所 | 超宽带信号的时间交织采样adc全数字盲补偿方法 |
| US11387890B2 (en) * | 2017-09-26 | 2022-07-12 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for DC offset degradation |
| US11322217B2 (en) | 2019-08-27 | 2022-05-03 | Texas Instruments Incorporated | Track and hold circuits with transformer coupled bootstrap switch |
| US11601121B2 (en) * | 2020-06-26 | 2023-03-07 | Intel Corporation | Bootstrapped switch circuit, a track-and-hold circuit, an analog-to-digital converter, a method for operating a track-and-hold circuit, a base station and a mobile device |
| WO2022113269A1 (ja) * | 2020-11-27 | 2022-06-02 | 日本電信電話株式会社 | タイムインターリーブ型adc |
| CN114157298B (zh) * | 2021-11-12 | 2022-11-01 | 华中科技大学 | 一种ti-adc带宽不匹配的校准方法和系统 |
| JP2023136003A (ja) * | 2022-03-16 | 2023-09-29 | キオクシア株式会社 | 半導体集積回路、受信装置、及び受信方法 |
| WO2023202782A1 (en) * | 2022-04-22 | 2023-10-26 | Telefonaktiebolaget Lm Ericsson (Publ) | A sample-and-hold (s/h) transfer function with constant group delay |
| US11799491B1 (en) * | 2022-06-08 | 2023-10-24 | Apple Inc. | Bootstrap circuit with boosted impedance |
| US20240146306A1 (en) * | 2022-10-31 | 2024-05-02 | Texas Instruments Incorporated | Bootstrapped switch |
| CN115865091A (zh) * | 2022-12-07 | 2023-03-28 | 广东省大湾区集成电路与系统应用研究院 | 一种栅压自举开关电路 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1739241A (zh) * | 2003-01-15 | 2006-02-22 | 因芬尼昂技术股份公司 | 用于估计时间交错a/d转换器系统的时间误差的方法和设备 |
| TW200642294A (en) * | 2005-02-11 | 2006-12-01 | Teranetics Inc | Double-sampled, time-interleaved analog to digital converter |
| CN101001085A (zh) * | 2006-12-30 | 2007-07-18 | 深圳市芯海科技有限公司 | 信号采样保持电路 |
| CN101164237A (zh) * | 2005-01-12 | 2008-04-16 | 特耐极锐公司 | 高速采样架构 |
| CN101217278A (zh) * | 2008-01-10 | 2008-07-09 | 复旦大学 | 可抑制采样时钟相位偏差影响的时间交错结构模数转换器 |
| CN101802926A (zh) * | 2007-09-12 | 2010-08-11 | Nxp股份有限公司 | 时间交织的跟踪和保持 |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5170075A (en) * | 1991-06-11 | 1992-12-08 | Texas Instruments Incorporated | Sample and hold circuitry and methods |
| US5500612A (en) | 1994-05-20 | 1996-03-19 | David Sarnoff Research Center, Inc. | Constant impedance sampling switch for an analog to digital converter |
| US5621409A (en) | 1995-02-15 | 1997-04-15 | Analog Devices, Inc. | Analog-to-digital conversion with multiple charge balance conversions |
| US6255865B1 (en) | 1999-11-03 | 2001-07-03 | Nanopower Technologies Inc. | Track-and-hold circuit |
| US6243369B1 (en) | 1998-05-06 | 2001-06-05 | Terayon Communication Systems, Inc. | Apparatus and method for synchronizing an SCDMA upstream or any other type upstream to an MCNS downstream or any other type downstream with a different clock rate than the upstream |
| JP4117976B2 (ja) | 1999-06-10 | 2008-07-16 | 株式会社ルネサステクノロジ | サンプルホールド回路 |
| US6323697B1 (en) * | 2000-06-06 | 2001-11-27 | Texas Instruments Incorporated | Low distortion sample and hold circuit |
| US6483448B2 (en) * | 2000-06-28 | 2002-11-19 | Texas Instruments Incorporated | System and method for reducing timing mismatch in sample and hold circuits using an FFT and decimation |
| IT1318239B1 (it) * | 2000-07-25 | 2003-07-28 | St Microelectronics Srl | Circuito autoelevatore nei convertitori statici dc/dc. |
| US6541952B2 (en) * | 2001-02-07 | 2003-04-01 | Texas Instruments Incorporated | On-line cancellation of sampling mismatch in interleaved sample-and-hold circuits |
| CN1327609C (zh) | 2001-07-03 | 2007-07-18 | 西门子公司 | 控制高频信号放大的方法和相应的发射/接收单元 |
| US6724236B1 (en) * | 2002-10-12 | 2004-04-20 | Texas Instruments Incorporated | Buffered bootstrapped input switch with cancelled charge sharing for use in high performance sample and hold switched capacitor circuits |
| TW595221B (en) | 2003-04-17 | 2004-06-21 | Realtek Semiconductor Corp | Analog front-end device having filtering function with tunable bandwidth |
| JP3752237B2 (ja) * | 2003-04-25 | 2006-03-08 | アンリツ株式会社 | A/d変換装置 |
| EP1494357B1 (en) * | 2003-07-03 | 2006-09-13 | STMicroelectronics S.r.l. | Boosted sampling circuit and relative method of driving |
| CN1830037B (zh) * | 2003-08-04 | 2011-04-13 | Nxp股份有限公司 | 跟踪与保持电路 |
| US7206722B2 (en) * | 2005-04-01 | 2007-04-17 | Tektronix, Inc. | Oscilloscope having an enhancement filter |
| US7292170B2 (en) * | 2005-06-13 | 2007-11-06 | Texas Instruments Incorporated | System and method for improved time-interleaved analog-to-digital converter arrays |
| US7330140B2 (en) | 2005-07-01 | 2008-02-12 | Texas Instruments Incorporated | Interleaved analog to digital converter with compensation for parameter mismatch among individual converters |
| JP4774953B2 (ja) * | 2005-11-28 | 2011-09-21 | 株式会社日立製作所 | 時間インターリーブad変換器 |
| WO2008156400A1 (en) | 2007-06-21 | 2008-12-24 | Signal Processing Devices Sweden Ab | Compensation of mismatch errors in a time-interleaved analog-to-digital converter |
| US7724042B2 (en) | 2007-07-06 | 2010-05-25 | Texas Instruments Incorporated | Reducing power consumption in an amplification stage driving a sample and hold circuit while maintaining linearity |
| EP2485400B1 (en) * | 2009-01-26 | 2014-06-25 | Fujitsu Semiconductor Limited | Sampling |
-
2010
- 2010-08-17 US US12/857,674 patent/US8248282B2/en active Active
-
2011
- 2011-08-17 JP JP2013525986A patent/JP5940537B2/ja active Active
- 2011-08-17 CN CN201180036519.XA patent/CN103026630B/zh active Active
- 2011-08-17 WO PCT/US2011/048037 patent/WO2012024371A2/en not_active Ceased
-
2012
- 2012-07-18 US US13/551,950 patent/US9013339B2/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1739241A (zh) * | 2003-01-15 | 2006-02-22 | 因芬尼昂技术股份公司 | 用于估计时间交错a/d转换器系统的时间误差的方法和设备 |
| CN101164237A (zh) * | 2005-01-12 | 2008-04-16 | 特耐极锐公司 | 高速采样架构 |
| TW200642294A (en) * | 2005-02-11 | 2006-12-01 | Teranetics Inc | Double-sampled, time-interleaved analog to digital converter |
| CN101001085A (zh) * | 2006-12-30 | 2007-07-18 | 深圳市芯海科技有限公司 | 信号采样保持电路 |
| CN101802926A (zh) * | 2007-09-12 | 2010-08-11 | Nxp股份有限公司 | 时间交织的跟踪和保持 |
| CN101217278A (zh) * | 2008-01-10 | 2008-07-09 | 复旦大学 | 可抑制采样时钟相位偏差影响的时间交错结构模数转换器 |
Non-Patent Citations (1)
| Title |
|---|
| 浅谈自举电路在电路设计中的应用;杨振东;《黑龙江科技信息》;20091231(第21期);第19,237页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| US9013339B2 (en) | 2015-04-21 |
| US20130015990A1 (en) | 2013-01-17 |
| WO2012024371A3 (en) | 2012-04-12 |
| JP2013535943A (ja) | 2013-09-12 |
| WO2012024371A2 (en) | 2012-02-23 |
| US20120044004A1 (en) | 2012-02-23 |
| JP5940537B2 (ja) | 2016-06-29 |
| US8248282B2 (en) | 2012-08-21 |
| CN103026630A (zh) | 2013-04-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103026630B (zh) | 具有可调谐带宽的跟踪与保持架构 | |
| JP6574609B2 (ja) | インターリーブ型アナログ・ディジタル変換器のためのサンプルホールド回路 | |
| EP2485399B1 (en) | Sampling | |
| US7324038B2 (en) | Subranging analog to digital converter with multi-phase clock timing | |
| US7049872B2 (en) | Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined circuits | |
| EP2629428A1 (en) | A/D Converter and Method for Calibrating the Same | |
| US20060284754A1 (en) | Programmable dual input switched-capacitor gain stage | |
| US9559711B2 (en) | A/D converter including multiple sub-A/D converters | |
| KR102123270B1 (ko) | 디지털 후면 교정을 가지는 시간 인터리브 파이프라인 아날로그 디지털 변환 장치 및 그 방법 | |
| Whitcombe et al. | 22.3 A 76mW 40GS/s 7b Time-Interleaved Hybrid Voltage/Time-Domain ADC with Common-Mode Input Tracking | |
| US10476513B1 (en) | SAR ADC with high linearity | |
| JP4454498B2 (ja) | スイッチトキャパシタシステム、方法、および使用 | |
| US7948410B2 (en) | Multibit recyclic pipelined ADC architecture | |
| CN115361017B (zh) | 基于相位插值器的时钟偏斜校准电路 | |
| EP4336506A1 (en) | Sampling circuitry | |
| Wei et al. | A 12-bit 600-MS/s time-interleaved SAR ADC with background timing skew calibration | |
| Zhang et al. | A sample-time error calibration technique in time-interleaved ADCs with correlation-based detection and voltage-controlled compensation | |
| Kilic et al. | A pipelined speed enhancement technique for CDAC-threshold configuring SAR ADC | |
| CN118740151A (zh) | 基于斜坡信号的adc时钟失配校准方法、装置及n通道时间交织adc |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |