CN102608816B - 液晶显示面板以及其制造方法 - Google Patents

液晶显示面板以及其制造方法 Download PDF

Info

Publication number
CN102608816B
CN102608816B CN201210081847.8A CN201210081847A CN102608816B CN 102608816 B CN102608816 B CN 102608816B CN 201210081847 A CN201210081847 A CN 201210081847A CN 102608816 B CN102608816 B CN 102608816B
Authority
CN
China
Prior art keywords
pixel electrode
wire
electrode
transistor
control pressure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201210081847.8A
Other languages
English (en)
Other versions
CN102608816A (zh
Inventor
姜佳丽
杜鹏
林师勤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201210081847.8A priority Critical patent/CN102608816B/zh
Priority to DE112012006096.2T priority patent/DE112012006096B4/de
Priority to US13/502,744 priority patent/US20150009446A1/en
Priority to PCT/CN2012/073091 priority patent/WO2013143064A1/zh
Publication of CN102608816A publication Critical patent/CN102608816A/zh
Application granted granted Critical
Publication of CN102608816B publication Critical patent/CN102608816B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136213Storage capacitors associated with the pixel electrode
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136227Through-hole connection of the pixel electrode to the active element through an insulation layer
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/13624Active matrix addressed cells having more than one switching element per pixel
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1255Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • G02F1/13629Multilayer wirings

Abstract

本发明公开一种液晶显示面板和其制造方法,本发明的液晶显示面板以及其制造方法将作为存储电容的电极的下电极片设置到扫描线和控制电压线之间,而作为作为存储电容的另一电极的第一导电区以及第二导电区则采用透明导电层。因此形成存储电容的位置是位于扫描线和控制信号线之间,使得第二子像素电极有更大的布局空间,因此可以增加第二子像素电极的开口率。

Description

液晶显示面板以及其制造方法
技术领域
本发明涉及一种液晶显示面板以及其制造方法,特别是涉及一种可以增加像素开口率但不降低存储电容值的液晶显示面板以及其制造方法。
背景技术
功能先进的显示器渐成为现今消费电子产品的重要特色,其中液晶显示器已经逐渐成为各种电子设备如电视、行动电话、个人数字助理(PDA)、数字相机、计算机屏幕或笔记型计算机屏幕所广泛应用具有高分辨率彩色屏幕的显示器。
晶体管液晶显示器由于具有高画质、空间利用效率佳、低消耗功率、无辐射等优越特性,因而已逐渐成为市场之主流。目前,市场对于液晶显示器的性能要求是朝向高对比度(High Contrast Ratio)、快速反应与大视角等特性。
但是当使用者在大视角下观看液晶面板时,画面显示的色彩会偏离其原本应该呈现出来的色彩,而使观看到的画面失真。为了解决降低色偏的影响,目前有许多种类的像素结构被开发出来。请参阅图1,图1是一种可以降低色偏的像素的设计图。像素10采用了两子像素电极11、12的设计。传统的像素10的存储电容17是设置在子像素电极12和控制电压线16之间,因此使得子像素电极12的开口率受到影响。
发明内容
因此,本发明的目的是提供一种液晶显示面板和其制造方法,将存储电容设置在扫描线和控制电压线之间,所提高开口率,以解决现有技术的问题。
根据本发明的实施例,本发明揭露一种液晶显示面板,其包含一扫描线,由一第一金属层构成且位于所述玻璃基板上,用于传输一扫描信号;一控制电压线,由所述第一金属层构成且位于所述玻璃基板上,用来传输一控制信号;一绝缘层,位于所述扫描线和所述控制电压线之上;一数据线,由一第二金属层构成且位于所述绝缘层之上,用于传输一数据信号;一第一晶体管,电性连接于所述第一子像素电极;一第二晶体管,所述第二晶体管的栅极电性连接于所述控制电压线,所述第二晶体管的源极电性连接于所述第一晶体管的漏极;一第一子像素电极以及一第二子像素电极,皆由一透明导电层形成,所述第二子像素电极包含一第一导电区;一共通电极,由所述第一金属层构成且位于所述玻璃基板上,用来传输一共通信号;一第二导电区,由所述透明导电层形成,电性连接所述共通电极;一下电极片,由所述第二金属层构成且位于所述绝缘层之上且位于所述扫描线以及所述控制电压线之间,所述下电极片电性连接第二晶体管;及一第一存储电容以及一第二存储电容,所述第一存储电容是由所述下电极片以及所述第二子像素电极的所述第一导电区组成,所述第二存储电容是由所述下电极片以及所述第二导电区组成。
根据本发明的实施例,所述液晶显示面板另包含:一保护层,位于所述第二金属层之上;一第一开孔,开设于所述保护层中且位在所述扫描线和所述控制电压线之间,使得所述第一子像素电极通过所述第一开孔与所述第一晶体管电性连接;以及一第二开孔,贯穿所述保护层和所述绝缘层,且位在所述控制电压线和所述第二子像素电极之间,使得所述共通电极通过所述第二开孔与所述第二导电区电性连接。
根据本发明的实施例,所述第一存储电容和所述第二存储电容投射于所述玻璃基板的位置,是位于所述扫描线和所述控制电压线投射于所述玻璃基板的位置之间。
根据本发明的实施例,所述透明导电层的材料是氧化铟锡。
根据本发明的实施例,所述第一晶体管、所述第二晶体管、所述扫描线和所述控制电压线位于所述第一子像素电极以及所述第二子像素电极之间。
本发明又揭示一种液晶显示面板的制造方法,所述制造方法包含:提供一玻璃基板;形成一第一金属层于所述玻璃基板上;蚀刻所述第一金属层,以形成一第一晶体管的栅极、一第二晶体管的栅极、一控制电压线、一共通电压线以及一扫描线;在所述第一晶体管的栅极、所述第二晶体管的栅极、所述控制电压线、所述共通电压线以及所述扫描线上形成一绝缘层;形成一第二金属层,并蚀刻所述第二金属层,以形成所述第一晶体管的源极和漏极、所述第二晶体管的源极和漏极、一下电极片以及一数据线,所述下电极片与所述第二晶体管的漏极电性连接,且位于所述控制电压线和所述扫描线之间;形成一保护层于所述第二金属层之上;蚀刻所述保护层以形成一第一开孔和一第二开孔;形成一透明导电层,并蚀刻所述透明导电层以形成一第一子像素电极、一第二子像素电极以及一第二导电区,所述第二子像素电极包含一第一导电区,其中所述第一子像素电极通过所述第一开孔与所述晶体管电性连接,所述共通电极通过所述第二开孔与所述第二导电区电性连接,所述下电极片以及所述第二子像素电极的所述第一导电区形成一第一存储电容,所述下电极片以及所述第二导电区形成一第二存储电容。
根据本发明的实施例,所述第一存储电容和所述第二存储电容投射于所述玻璃基板的位置,是位于所述扫描线和所述控制电压线投射于所述玻璃基板的位置之间。
根据本发明的实施例,所述透明导电层的材料是氧化铟锡。
根据本发明的实施例,所述第一晶体管、所述第二晶体管、所述扫描线和所述控制电压线位于所述第一子像素电极以及所述第二子像素电极之间。
相较于现有技术,本发明的液晶显示面板以及其制造方法将作为存储电容的电极的下电极片设置到扫描线和控制电压线之间,而作为作为存储电容的另一电极的第一导电区以及第二导电区则采用透明导电层。因此形成存储电容的位置是位于扫描线和控制电压线之间,使得第二子像素电极有更大的布局空间,因此可以增加第二子像素电极的开口率。
为让本发明的上述内容能更明显易懂,下文特举优选实施例,并配合所附图式,作详细说明如下:
附图说明
图1是一种可以降低色偏的像素的设计图。。
图2是本发明液晶显示面板的简易示意图。
图3是图2的局部放大图。
图4至图7为形成本发明平面显示面板的方法示意图。
具体实施方式
以下各实施例的说明是参考附加的图式,用以例示本发明可用以实施之特定实施例。本发明所提到的方向用语,例如“上”、“下”、“前”、“后”、“左”、“右”、“顶”、“底”、“水平”、“垂直”等,仅是参考附加图式的方向。因此,使用的方向用语是用以说明及理解本发明,而非用以限制本发明。
请参阅图2和图3,图2是本发明液晶显示面板300的简易示意图,图3是图2区域B的局部放大图。液晶显示面板300包含数条数据线、数条扫描线、数条控制电压线、数个晶体管和数个像素单元。每一像素单元包含晶体管303、323、第一子像素电极331以及第二子像素电极332。为简化图式,在以下实施例中,仅绘示一数据线302、一扫描线301、一共通电压线305及一控制电压线307。第一晶体管303的栅极耦接到扫描线301,第一晶体管303的源极则耦接至数据线302。第二晶体管323的栅极耦接到控制电压线307,第二晶体管323的源极则耦接至第一晶体管303的漏极,第二晶体管323的漏极耦接到下电极片308。此外,第一晶体管303的漏极耦接至第一子像素电极331以及第二子像素电极332。控制电压线307用来提供一控制信号。
液晶显示面板300的驱动方式如下所述:栅极驱动器(图未示)输出的扫描信号通过扫描线301输入,使得连接扫描线301的第一晶体管303依序开启,同时源极驱动器(未图示)则输出对应的数据信号,通过数据线302输入至第一晶体管303,而第一晶体管303则将数据信号传递至第一子像素电极331以及第二子像素电极332,使其充电到所需的电压。而第一子像素电极331以及第二子像素电极332上方的液晶就是依据该数据信号和共通电压线305的共通电压的电压差扭转(twist),进而显示出不同的灰阶。栅极驱动器会通过数条扫描线一行接一行地输出扫描信号以将每一行的第一晶体管303打开,再由源极驱动器对每一行的第一子像素电极331以及第二子像素电极332进行充放电。如此依序下去,便可完成液晶显示面板300的完整显示。
在以下的揭露之中,将解说本发明平面显示面板300的制程方式。在此请参阅图4至图7,图4至图7为形成本发明平面显示面板300的方法示意图。图4至图7也是图3所示的平面显示面板300沿线段A-A’和线段C-C’的剖面图。
在此请先参阅图4,首先提供一个玻璃基板350当作下基板,接着进行一金属薄膜沉积制程,以于玻璃基板350表面形成一第一金属层(未显示),并利用一第一掩膜来进行第一微影蚀刻,以蚀刻得到第一晶体管303的栅极371、共通电压线305、控制电压线307以及扫描线301。虽然图4并未标示出扫描线301,但本领域的技术人员可以了解栅极371实质上是扫描线301的一部分。
接着请参阅图3和图5,接着沉积以氮化硅(SiNx)为材质的绝缘层351而覆盖栅极371、共通电压线305、控制电压线307以及扫描线301。于绝缘层351上连续沉积非晶硅(a-Si,Amorphous Si)层以及一高电子掺杂浓度的N+非晶硅层。再于非晶硅层以及一高电子掺杂浓度的N+非晶硅层上覆盖第二金属层(未绘示于图中)。接着利用第二掩膜以蚀刻非晶硅层以及N+非晶硅层以构成半导体层372,同时蚀刻该第二金属层以形成薄膜晶体管303的源极373、漏极374、下电极片308以及数据线302。半导体层372包含作为晶体管303通道的非晶硅层372a以及用来降低阻抗的欧姆接触层(Ohmic contactlayer)372b。虽然图5并未标示出数据线302,但本领域的技术人员可以了解源极373实质上是数据线302的一部分。
除此之外,在本实施例中,图5的结构是用第二掩膜同时蚀刻非晶硅层、N+非晶硅层和第二金属层。另一实施例中,可以先形成非晶硅层、N+非晶硅层于绝缘层351之上,先以第二掩膜蚀刻非晶硅层、N+非晶硅层以形成半导体层372;之后,形成第二金属层于半导体层372和绝缘层351之上,以另一掩膜蚀刻该第二金属层以形成薄膜晶体管303的源极373、漏极374以及数据线302。
请参阅图3和图6,接着沉积以氮化硅为材质的保护层(passivationlayer)375,再利用第三掩膜来进行第三微影蚀刻用以去除漏极374上方的部份保护层375,直至漏极374表面,以形成第一开孔(Via)531、第二开孔532和第三开孔533。第一开孔531投射于玻璃基板350上的位置,是位于扫描线301/控制电压线307投射于玻璃基板350的位置之间。第二开孔532贯穿保护层375和绝缘层351,且位在控制电压线307和第二子像素电极332之间,
另外,图4至图6虽然并未所绘示晶体管323,但是本领域的技术人员可以了解晶体管303和晶体管323的形成次序是相同的,在此不另赘述。
请参阅图3和图7,图7也是图3所示的平面显示面板300沿线段A-A’和线段C-C’的剖面图。在保护层375上形成以氧化铟锡物(Indium tin oxide,ITO)为材质的透明导电层,接着利用第四掩膜蚀刻该透明导电层以形成第一子像素电极331、第二子像素电极332和第二导电区334。第一子像素电极331通过第一开孔531与晶体管303的漏极374电性连接。第二子像素电极332通过第三开孔533与晶体管303的漏极374电性连接。共通电极305通过第二开孔532与第二导电区334电性连接。第二子像素电极332包含一第一导电区332a,第一导电区332a跨过控制电压线307。第一导电区332a与第二导电区334皆位于下电极片308的上方,而形成第一存储电容Cs1和第二存储电容Cs2。
如图2所示,由下电极片308和第二子像素电极332的第一导电区332a以及第二导电区334形成的第一存储电容Cs1和第二存储电容Cs2是位在扫描线301和控制电压线307之间,所以第二子像素电极332的布局区域可以增大。相较于图1,本发明的第二子像素电极332的开口率可以由67.17%增加到69.9%。
综上所述,虽然本发明已以优选实施例揭露如上,但上述优选实施例并非用以限制本发明,本领域的普通技术人员,在不脱离本发明的精神和范围内,均可作各种更动与润饰,因此本发明的保护范围以权利要求界定的范围为准。

Claims (9)

1.一种液晶显示面板,所述液晶显示面板包括一玻璃基板,其特征在于,所述液晶显示面板另包含:
一扫描线,由一第一金属层构成且位于所述玻璃基板上,用于传输一扫描信号;
一控制电压线,由所述第一金属层构成且位于所述玻璃基板上,用来传输一控制信号;
一绝缘层,位于所述扫描线和所述控制电压线之上;
一数据线,由一第二金属层构成且位于所述绝缘层之上,用于传输一数据信号;
一第一晶体管,电性连接于所述第一子像素电极;
一第二晶体管,所述第二晶体管的栅极电性连接于所述控制电压线,所述第二晶体管的源极电性连接于所述第一晶体管的漏极;
一第一子像素电极以及一第二子像素电极,皆由一透明导电层形成,所述第二子像素电极包含一第一导电区;
一共通电极,由所述第一金属层构成且位于所述玻璃基板上,用来传输一共通信号;
一第二导电区,由所述透明导电层形成,电性连接所述共通电极;
一下电极片,由所述第二金属层构成且位于所述绝缘层之上且位于所述扫描线以及所述控制电压线之间,所述下电极片电性连接第二晶体管;及
一第一存储电容以及一第二存储电容,所述第一存储电容是由所述下电极片以及所述第二子像素电极的所述第一导电区组成,所述第二存储电容是由所述下电极片以及所述第二导电区组成。
2.根据权利要求1所述的液晶显示面板,其特征在于,所述液晶显示面板另包含:
一保护层,位于所述第二金属层之上;
一第一开孔,开设于所述保护层中且位在所述扫描线和所述控制电压线之间,使得所述第一子像素电极通过所述第一开孔与所述第一晶体管电性连接;以及
一第二开孔,贯穿所述保护层和所述绝缘层,且位在所述控制电压线和所述第二子像素电极之间,使得所述共通电极通过所述第二开孔与所述第二导电区电性连接。
3.根据权利要求2所述的液晶显示面板,其特征在于:所述第一存储电容和所述第二存储电容投射于所述玻璃基板的位置,是位于所述扫描线和所述控制电压线投射于所述玻璃基板的位置之间。
4.根据权利要求1所述的液晶显示面板,其特征在于:所述透明导电层的材料是氧化铟锡。
5.根据权利要求1所述的液晶显示面板,其特征在于:所述第一晶体管、所述第二晶体管、所述扫描线和所述控制电压线位于所述第一子像素电极以及所述第二子像素电极之间。
6.一种液晶显示面板的制造方法,其特征在于,所述制造方法包含:
提供一玻璃基板;
形成一第一金属层于所述玻璃基板上;
蚀刻所述第一金属层,以形成一晶体管的栅极、一控制电压线、一共通电压线以及一扫描线;
在所述晶体管的栅极、所述控制电压线、所述共通电压线以及所述扫描线上形成一绝缘层;
形成一第二金属层,并蚀刻所述第二金属层,以形成所述晶体管的源极和漏极、一下电极片以及一数据线,所述下电极片位于所述控制电压线和所述扫描线之间;
形成一保护层于所述第二金属层之上;
蚀刻所述保护层以形成一第一开孔和一第二开孔;
形成一透明导电层,并蚀刻所述透明导电层以形成一第一子像素电极、一第二子像素电极以及一第二导电区,所述第二子像素电极包含一第一导电区,其中所述第一子像素电极通过所述第一开孔与所述晶体管电性连接,所述共通电极通过所述第二开孔与所述第二导电区电性连接,所述下电极片以及所述第二子像素电极的所述第一导电区形成一第一存储电容,所述下电极片以及所述第二导电区形成一第二存储电容。
7.根据权利要求6所述的制造方法,其特征在于:所述第一存储电容和所述第二存储电容投射于所述玻璃基板的位置,是位于所述扫描线和所述控制电压线投射于所述玻璃基板的位置之间。
8.根据权利要求6所述的制造方法,其特征在于:所述透明导电层的材料是氧化铟锡。
9.根据权利要求6所述的制造方法,其特征在于:所述晶体管、所述扫描线和所述控制电压线位于所述第一子像素电极以及所述第二子像素电极之间。
CN201210081847.8A 2012-03-26 2012-03-26 液晶显示面板以及其制造方法 Expired - Fee Related CN102608816B (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CN201210081847.8A CN102608816B (zh) 2012-03-26 2012-03-26 液晶显示面板以及其制造方法
DE112012006096.2T DE112012006096B4 (de) 2012-03-26 2012-03-27 LCD-Panel und Verfahren zur Herstellung desselben
US13/502,744 US20150009446A1 (en) 2012-03-26 2012-03-27 Lcd panel and a method of manufacturing the same
PCT/CN2012/073091 WO2013143064A1 (zh) 2012-03-26 2012-03-27 液晶显示面板以及其制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210081847.8A CN102608816B (zh) 2012-03-26 2012-03-26 液晶显示面板以及其制造方法

Publications (2)

Publication Number Publication Date
CN102608816A CN102608816A (zh) 2012-07-25
CN102608816B true CN102608816B (zh) 2014-07-16

Family

ID=46526293

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210081847.8A Expired - Fee Related CN102608816B (zh) 2012-03-26 2012-03-26 液晶显示面板以及其制造方法

Country Status (4)

Country Link
US (1) US20150009446A1 (zh)
CN (1) CN102608816B (zh)
DE (1) DE112012006096B4 (zh)
WO (1) WO2013143064A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102059371B1 (ko) * 2013-05-24 2019-12-27 엘지디스플레이 주식회사 액정 디스플레이 장치와 이의 제조방법
KR102098639B1 (ko) * 2013-09-30 2020-04-08 코오롱인더스트리 주식회사 고분자 전해질막, 이의 제조 방법 및 이를 포함하는 막-전극 어셈블리
TWI570492B (zh) * 2015-09-18 2017-02-11 友達光電股份有限公司 畫素結構
CN105895706A (zh) * 2016-07-01 2016-08-24 深圳市华星光电技术有限公司 薄膜晶体管及显示装置
TWI683152B (zh) * 2018-12-28 2020-01-21 友達光電股份有限公司 畫素結構

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1031873A3 (en) * 1999-02-23 2005-02-23 Sel Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and fabrication method thereof
US20050286003A1 (en) * 2004-06-29 2005-12-29 Hyun Kyu Lee Liquid crystal display device and method of fabricating the same
GB2433820A (en) * 2005-12-27 2007-07-04 Lg Philips Lcd Co Ltd Liquid crystal display panel utilising parasitic capacitors and manufacturing method
CN100485505C (zh) * 2006-04-12 2009-05-06 乐金显示有限公司 共平面开关模式液晶显示器件及其制造方法
CN101738804B (zh) * 2009-12-30 2011-10-05 友达光电股份有限公司 像素结构

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3821067B2 (ja) * 2002-07-11 2006-09-13 セイコーエプソン株式会社 電気光学装置及び電子機器
JP4438665B2 (ja) * 2005-03-29 2010-03-24 シャープ株式会社 液晶表示装置
JP5160639B2 (ja) * 2008-04-25 2013-03-13 シャープ株式会社 液晶表示装置、テレビジョン受像機
CN101728399B (zh) * 2008-10-13 2011-12-28 华映视讯(吴江)有限公司 薄膜晶体管数组基板及其制造方法
TWI380110B (en) * 2009-04-02 2012-12-21 Au Optronics Corp Pixel array, liquid crystal display panel, and electro-optical apparatus
KR101623160B1 (ko) * 2009-09-16 2016-05-23 삼성디스플레이 주식회사 액정 표시 장치
US8259249B2 (en) * 2009-10-12 2012-09-04 Samsung Electronics Co., Ltd. Display substrate, method of manufacturing the display substrate and display device having the display substrate
TWI424234B (zh) * 2009-10-26 2014-01-21 Au Optronics Corp 畫素陣列、聚合物穩定配向液晶顯示面板以及光電裝置
JP2011128334A (ja) * 2009-12-17 2011-06-30 Seiko Epson Corp 液晶装置および電子機器
JP5158131B2 (ja) * 2010-05-21 2013-03-06 セイコーエプソン株式会社 電気光学装置およびプロジェクタ
KR101702105B1 (ko) * 2010-06-16 2017-02-03 삼성디스플레이 주식회사 액정 표시 장치 및 그 구동 방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1031873A3 (en) * 1999-02-23 2005-02-23 Sel Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and fabrication method thereof
US20050286003A1 (en) * 2004-06-29 2005-12-29 Hyun Kyu Lee Liquid crystal display device and method of fabricating the same
GB2433820A (en) * 2005-12-27 2007-07-04 Lg Philips Lcd Co Ltd Liquid crystal display panel utilising parasitic capacitors and manufacturing method
CN100485505C (zh) * 2006-04-12 2009-05-06 乐金显示有限公司 共平面开关模式液晶显示器件及其制造方法
CN101738804B (zh) * 2009-12-30 2011-10-05 友达光电股份有限公司 像素结构

Also Published As

Publication number Publication date
DE112012006096B4 (de) 2020-08-13
DE112012006096T5 (de) 2015-01-22
CN102608816A (zh) 2012-07-25
WO2013143064A1 (zh) 2013-10-03
US20150009446A1 (en) 2015-01-08

Similar Documents

Publication Publication Date Title
US9716116B1 (en) TFT array substrate
US8988624B2 (en) Display pixel having oxide thin-film transistor (TFT) with reduced loading
CN102681276B (zh) 阵列基板及其制造方法以及包括该阵列基板的显示装置
JP5643422B2 (ja) 液晶表示装置
TWI440926B (zh) 液晶顯示裝置
US10615181B2 (en) Array substrate, display panel, manufacturing method, and display device
US10197870B2 (en) Array substrate and display device
US10209596B2 (en) Pixel structure, method of manufacturing the same, array substrate and display device
US10585320B2 (en) Array substrate and driving method and manufacturing method thereof
WO2017166392A1 (zh) 阵列基板及其制造方法、显示面板和显示装置
CN202631914U (zh) 一种阵列基板及显示装置
US10217778B2 (en) Array substrate and manufacturing method thereof
US11237440B2 (en) Pixel structure and manufacturing method thereof, array substrate and display device
CN104966501B (zh) 用于窄边框lcd的goa电路结构
CN102608816B (zh) 液晶显示面板以及其制造方法
US9876035B2 (en) TFT substrate including additional metal layer for reducing electrical resistance and manufacturing method thereof
KR20160054005A (ko) 픽셀 구조 및 그 제조 방법
US20130161612A1 (en) Display device and image display system employing the same
CN105093756A (zh) 液晶显示像素结构及其制作方法
US10928686B2 (en) Array substrate, liquid crystal display panel and display device
US20180260059A1 (en) Array substrate, in-cell touch screen, and display device
CN102608815A (zh) 液晶显示面板以及其制造方法
CN108445685B (zh) 显示装置及其形成方法
US20150316823A1 (en) Pixel structure
EP3690538A1 (en) Display panel, display device, and driving method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140716

Termination date: 20210326