CN102214894B - 半导体激光器装置及其制造方法 - Google Patents

半导体激光器装置及其制造方法 Download PDF

Info

Publication number
CN102214894B
CN102214894B CN201110083417.5A CN201110083417A CN102214894B CN 102214894 B CN102214894 B CN 102214894B CN 201110083417 A CN201110083417 A CN 201110083417A CN 102214894 B CN102214894 B CN 102214894B
Authority
CN
China
Prior art keywords
semiconductor laser
solder
frame
layer
laser device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201110083417.5A
Other languages
English (en)
Chinese (zh)
Other versions
CN102214894A (zh
Inventor
久义浩
田中秀幸
八代正和
幸长则善
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN102214894A publication Critical patent/CN102214894A/zh
Application granted granted Critical
Publication of CN102214894B publication Critical patent/CN102214894B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector

Landscapes

  • Semiconductor Lasers (AREA)
  • Die Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
CN201110083417.5A 2010-04-06 2011-04-02 半导体激光器装置及其制造方法 Expired - Fee Related CN102214894B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010087925A JP5644160B2 (ja) 2010-04-06 2010-04-06 半導体レーザ装置
JP2010-087925 2010-04-06

Publications (2)

Publication Number Publication Date
CN102214894A CN102214894A (zh) 2011-10-12
CN102214894B true CN102214894B (zh) 2013-07-24

Family

ID=44746071

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110083417.5A Expired - Fee Related CN102214894B (zh) 2010-04-06 2011-04-02 半导体激光器装置及其制造方法

Country Status (3)

Country Link
JP (1) JP5644160B2 (enExample)
CN (1) CN102214894B (enExample)
TW (1) TWI438991B (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8867582B2 (en) 2012-04-04 2014-10-21 Osram Opto Semiconductors Gmbh Laser diode assembly
DE102012102305B4 (de) * 2012-03-19 2025-07-31 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Laserdiodenvorrichtung
US9236316B2 (en) * 2012-03-22 2016-01-12 Mitsubishi Electric Corporation Semiconductor device and method for manufacturing the same
DE102012103160A1 (de) 2012-04-12 2013-10-17 Osram Opto Semiconductors Gmbh Laserdiodenvorrichtung
US9008138B2 (en) 2012-04-12 2015-04-14 Osram Opto Semiconductors Gmbh Laser diode device
JP2014209508A (ja) * 2013-04-16 2014-11-06 住友電気工業株式会社 はんだ付半導体デバイス、実装はんだ付半導体デバイス、はんだ付半導体デバイスの製造方法および実装方法
JP6572803B2 (ja) * 2016-03-09 2019-09-11 三菱電機株式会社 半導体レーザ装置
CN119327352A (zh) * 2024-10-17 2025-01-21 河南黄河旋风股份有限公司 合成中间带孔复合片所用组合件及其合成方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1719676A (zh) * 2004-07-09 2006-01-11 索尼株式会社 搭载半导体元件的引线框架和使用该引线框架的半导体器件
CN101068064A (zh) * 2006-03-28 2007-11-07 三菱电机株式会社 光学元件用组件及使用该组件的光学半导体器件
CN101242077A (zh) * 2005-06-08 2008-08-13 夏普株式会社 制造激光器件的方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5559817A (en) * 1994-11-23 1996-09-24 Lucent Technologies Inc. Complaint layer metallization
JP3607220B2 (ja) * 2001-06-06 2005-01-05 松下電器産業株式会社 半導体レーザ装置
JP3882712B2 (ja) * 2002-08-09 2007-02-21 住友電気工業株式会社 サブマウントおよび半導体装置
JP2004327982A (ja) * 2003-04-11 2004-11-18 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
JP2005190520A (ja) * 2003-12-24 2005-07-14 Sankyo Seiki Mfg Co Ltd 光ヘッド装置
JP2005303169A (ja) * 2004-04-15 2005-10-27 Renesas Technology Corp 半導体装置およびその製造方法
JP4513513B2 (ja) * 2004-11-09 2010-07-28 株式会社村田製作所 電子部品の製造方法
JP2006319109A (ja) * 2005-05-12 2006-11-24 Matsushita Electric Ind Co Ltd 半導体装置用リードフレームおよびそれを用いた半導体装置用パッケージとその製造方法
JP4740030B2 (ja) * 2005-06-08 2011-08-03 シャープ株式会社 レーザ装置の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1719676A (zh) * 2004-07-09 2006-01-11 索尼株式会社 搭载半导体元件的引线框架和使用该引线框架的半导体器件
CN101242077A (zh) * 2005-06-08 2008-08-13 夏普株式会社 制造激光器件的方法
CN101068064A (zh) * 2006-03-28 2007-11-07 三菱电机株式会社 光学元件用组件及使用该组件的光学半导体器件

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特开2002-368323A 2002.12.20

Also Published As

Publication number Publication date
JP2011222627A (ja) 2011-11-04
JP5644160B2 (ja) 2014-12-24
CN102214894A (zh) 2011-10-12
TW201140971A (en) 2011-11-16
TWI438991B (zh) 2014-05-21

Similar Documents

Publication Publication Date Title
CN102214894B (zh) 半导体激光器装置及其制造方法
JP6501970B2 (ja) マイクロ発光ダイオードの修復方法、製造方法、装置及び電子機器
CN102593020B (zh) 制造半导体设备的方法、半导体设备以及使用该半导体设备的点火器
JP2005260181A (ja) 樹脂封止型半導体装置及びその製造方法
JP2011171540A (ja) モジュールの製造方法
US7829389B2 (en) Roll-on encapsulation method for semiconductor packages
JP5092168B2 (ja) ペルチェ素子熱電変換モジュール、ペルチェ素子熱電変換モジュールの製造方法および光通信モジュール
CN105789074A (zh) 用于制造半导体器件的方法
US8274164B2 (en) Less expensive high power plastic surface mount package
JP4542926B2 (ja) 接合方法
EP1894239B1 (en) Flip chip die assembly using thin flexible substrates
US6469382B1 (en) Semiconductor device substrate and method of manufacturing semiconductor device
US8227271B1 (en) Packaging method of wafer level chips
CN104617052A (zh) 一种采用预置胶膜工艺封装的智能卡模块及其封装方法
CN103828066A (zh) 模制引线框架上的太阳能电池模块和制造方法
US11756916B2 (en) Method for the manufacture of integrated devices including a die fixed to a leadframe
KR20220078888A (ko) 프리폼솔더 제조방법 및 프리폼솔더를 이용한 소자실장방법
CN102248240B (zh) 用加强冷却方法在晶粒-基板焊接过程降低精密半导体装置的金属堆栈中的机械应力
JP2012049419A (ja) モジュールと、その製造方法
CN101925989A (zh) 用于半导体封装的滚压囊封方法
US20130147058A1 (en) Chip package and chip package method
KR20100093857A (ko) 가열부를 갖는 다이 본딩 장치 및 이를 이용한 다이 본딩 방법
JP2012049182A (ja) 半導体装置の製造方法
CN204441277U (zh) 一种采用预置胶膜工艺封装的智能卡模块
RU2705229C1 (ru) Способ трехмерного многокристального корпусирования интегральных микросхем памяти

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130724

Termination date: 20160402