CN101568237B - Method and device for eliminating signal noise - Google Patents
Method and device for eliminating signal noise Download PDFInfo
- Publication number
- CN101568237B CN101568237B CN2009101074957A CN200910107495A CN101568237B CN 101568237 B CN101568237 B CN 101568237B CN 2009101074957 A CN2009101074957 A CN 2009101074957A CN 200910107495 A CN200910107495 A CN 200910107495A CN 101568237 B CN101568237 B CN 101568237B
- Authority
- CN
- China
- Prior art keywords
- threshold value
- signal
- counting threshold
- burr
- level counting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention discloses a method and device for eliminating signal noise, the device includes a backward-forward counter and a signal output circuit; the method for eliminating signal noise has the following steps: 1) setting valid and invalid level counting thresholds; 2) receiving the signal with signal noise needed to be eliminated by the backward-forward counter and beginning to count; when the rising edge of each clock arrives, if the signal is an valid electrical level, adding one on the current counting value, otherwise subtracting one; and the counting value does not increase/decrease until it reaches to a valid/invalid level counting threshold; meanwhile, the signal output circuit outputs signal without noise according to the counting value: when the rising edge of each clock arrives, if the counting value is a valid/invalid level counting threshold, then outputting valid/invalid level; if the counting value is between the valid and invalid level counting threshold, keeping the output equal to the output of the previous clock. The device provided by the invention can thoroughly eliminate wide noise, stably output signal without noise, and which is simple to be realized, thereby improving reliability of the system.
Description
Technical field
The present invention relates to the signal processing technology field, relate in particular to a kind of method and device of eliminate signal burr.
Background technology
Along with the development of data communication technology, the somewhat complex design of communication equipment emerges in an endless stream, and causes signal to be interfered more and more easily like this, produces burr.So-called burr is exactly acute angle or the sharp cutting edge of a knife or a sword in the smooth signal.How to eliminate burr and become the most general problem in the signal processing technology field.
Chinese patent CN200610160922 discloses a kind of device and method of eliminate signal burr, and its core concept is: according to the definite progression that postpones of Breadth Maximum of waiting to eliminate burr, treat the interface signal of eliminating burr according to this delay progression and postpone to handle; The inhibit signals at different levels that delayed processing obtains are carried out logical AND operation and logic OR operation respectively, obtain carrot-free signal according to logical AND operating result and logic OR operating result.
The shortcoming of this method is: in the process that realizes, if want to eliminate wide burr, the delay progression that adds is too much, and the time delay of the no burr signal of output is longer, and implements more complicated.
Summary of the invention
Technical problem to be solved by this invention provides a kind of method and device of eliminate signal burr, effectively eliminates the burr of broad apace, stably exports carrot-free signal.
For solving the problems of the technologies described above, the present invention adopts following solution:
A kind of method of eliminate signal burr comprises:
(1) effective level meter is set and counts threshold value and inactive level counting threshold value;
(2) reception is waited to eliminate the signal of burr and is begun counting: when the rising edge of each clock arrives, if described signal is a significant level, then current count value is added 1, otherwise then subtract 1; And described count value no longer increases after reaching significant level counting threshold value, no longer reduces after reaching inactive level counting threshold value;
Simultaneously, export carrot-free signal: when the rising edge of each clock arrives,, then export significant level if current count value is a significant level counting threshold value according to described count value; If current count value is an inactive level counting threshold value, then export inactive level; If current count value then keeps identical with the output of last clock between significant level counting threshold value and inactive level counting threshold value.
Wherein, in the step (1), earlier according to following formula according to the clock cycle and the duration of waiting to eliminate burr determine the difference of described significant level counting threshold value and inactive level counting threshold value to be respectively arranged with and to imitate level counting threshold value and inactive level counting threshold value again according to this difference:
Significant level counting threshold value-inactive level counting threshold value=wait to eliminate duration/(2 * clock cycle) of burr.
A kind of device of eliminate signal burr comprises forward-backward counter and signal output apparatus;
Described forward-backward counter is used to be provided with effective level meter and counts threshold value and inactive level counting threshold value; Also be used to receive and wait to eliminate the signal of burr and when receiving, count: when the rising edge arrival of each clock, if described signal is a significant level, then current count value is added 1, otherwise then subtract 1, and described count value no longer increases after reaching significant level counting threshold value, no longer reduces after reaching inactive level counting threshold value; Also be used for current count value being sent to signal output apparatus at each clock;
Described signal output apparatus is used for exporting carrot-free signal according to described count value: when the rising edge of each clock arrives, if current count value is a significant level counting threshold value, then export significant level; If current count value is an inactive level counting threshold value, then export inactive level; If current count value then keeps identical with the output of last clock between significant level counting threshold value and inactive level counting threshold value.
Wherein, described forward-backward counter is four binary-coded decimal forward-backward counters.
Wherein, described signal output apparatus comprises four inputs and door, four input NOR gate and JK flip-flop;
The output of described four binary-coded decimal forward-backward counters links to each other respectively with the input of described four inputs with door, four input NOR gate, and described four inputs link to each other with two inputs of JK flip-flop respectively with the output of door with four input NOR gate.
The present invention has following beneficial effect:
1) the present invention's deburring up hill and dale, and stably export carrot-free signal; Again because of adopting forward-backward counter, so only use half logical resource of prior art just can reach the ability of eliminating the equal length burr, it is the present invention can eliminate two times of durations with same resource burr, so of the present invention one big advantage is to eliminate the burr than broad, and simply be easy to realize.
2) adopt the present invention, incoming level can not occur and in a single day reach decision level, output level just produces the situation of saltus step, this is because the present invention has adopted counter, this has just determined only to reach the counts that satisfies thresholding just can export the level of variation, reduce the difficulty of later stage system development, improved the reliability of system.
Description of drawings
Fig. 1 is the apparatus structure schematic diagram of eliminate signal burr of the present invention;
Fig. 2 is the method flow diagram of eliminate signal burr of the present invention;
Fig. 3 is the structural representation of four binary-coded decimal forward-backward counters of embodiment of the invention employing;
Fig. 4 is the structural representation of the signal output apparatus that adopts in the embodiment of the invention;
Fig. 5 is the signal waveform (shown in Fig. 5 (a)) of eliminating burr and the contrast schematic diagram that adopts the carrot-free signal waveform (shown in Fig. 5 (b)) that obtains after the inventive method processing for the treatment of in the embodiment of the invention.
Embodiment
The present invention is described in further detail below in conjunction with drawings and Examples:
The apparatus structure of eliminate signal burr of the present invention comprises as shown in Figure 1:
Forward-backward counter is used to be provided with effective level meter and counts threshold value and inactive level counting threshold value; Also be used for when reception waits to eliminate the signal of burr, counting: when the rising edge of each clock arrives,, then current count value is added 1 if described signal is a significant level; If described signal is an inactive level, then current count value is subtracted 1; And described count value no longer increases after reaching significant level counting threshold value, no longer reduces after reaching inactive level counting threshold value; Also be used for current count value being sent to signal output apparatus at each clock;
Signal output apparatus is used for exporting carrot-free signal according to described count value: when the rising edge of each clock arrives, if current count value is a significant level counting threshold value, then export significant level; If current count value is an inactive level counting threshold value, then export inactive level; If current count value then keeps identical with the output of last clock between significant level counting threshold value and inactive level counting threshold value.
Correspondingly, the method for the eliminate signal burr of said apparatus may further comprise the steps as shown in Figure 2:
201, according to the clock cycle and the duration of waiting to eliminate burr the significant level counting threshold value and the inactive level counting threshold value of forward-backward counter are set, can be provided with according to following formula:
Significant level counting threshold value-inactive level counting threshold value=wait to eliminate duration/(2 * clock cycle) of burr
For example, the duration of waiting to eliminate burr is 200ns, clock cycle is 20ns, then significant level counting threshold value-inactive level counting threshold value=200ns/ (2 * 20ns)=5, effective level meter can be set so count that threshold value is 5, inactive level counting threshold value is 0.
202, when the rising edge of present clock arrives, judge whether the current signal of waiting to eliminate burr is significant level, if then execution in step 203; If not then execution in step 204;
203, whether the count value of judging current forward-backward counter is significant level counting threshold value, if then export significant level; If not, then count value is added 1, and export identical level with last clock; Change step 205 afterwards over to;
204, whether the count value of judging current forward-backward counter is inactive level counting threshold value, if then export inactive level; If not, then count value is subtracted 1, and export identical level with last clock;
205, wait for the rising edge arrival of next clock, when arriving, change step 202 over to.
Below be a specific embodiment of the present invention:
In the present embodiment, what forward-backward counter adopted is typical four binary-coded decimal forward-backward counters, its internal structure comprises four signal input parts (Iutput A, Iutput B, IutputC, Iutput D) and four count value outputs (Output A, Output B, Output C, OutputD) as shown in Figure 3; Wherein, input input be the level value (be input as Binary Zero 001b during significant level, be input as Binary Zero 000b during inactive level) of waiting to eliminate the signal of burr, output output be the binary counting value)
Correspondingly, the structure of signal output apparatus as shown in Figure 4, constitute by one four input and door, four input NOR gate and a JK flip-flop, the count value of four binary-coded decimal forward-backward counters output (Output A, Output B, Output C, Output D) is as four inputs input with door and four input NOR gate, and four inputs with and four outputs of importing NOR gate be connected two inputs of JK flip-flop respectively.
In the present embodiment, wait to eliminate the signal of burr shown in Fig. 5 (a), significant level is a low level, inactive level is that high level (can be high level by significant level certainly in other example, inactive level can be low level), because wherein waiting to eliminate the maximum duration of burr is 400ns and clock cycle to be 50ns (being that frequency is 20MHz), then in order to eliminate all burrs, the significant level counting threshold value that four binary-coded decimal forward-backward counters can be set can be eliminated the long burr of 400ns for Binary Zero 100b, low level counting threshold value is Binary Zero 000b, and the signalization output module is 4 o'clock output significant levels in count value simultaneously, count value is 0 o'clock output low level, count value between 4 and 0 the time with the identical level of last clock output.
The detailed process of signal shown in Fig. 5 (a) being done the processing of elimination burr is:
When the rising edge of the 1st clock arrives, current count value m=0, the signal of waiting to eliminate burr is a high level, then count value is that minimum threshold m keeps initial value, the output high level;
When the rising edge of the 2nd clock arrives, current count value m=0, the signal of waiting to eliminate burr is a high level, then count value is that minimum threshold m keeps initial value, the output high level;
When the rising edge of the 3rd clock arrives, current count value m=0, the signal of waiting to eliminate burr is a low level, then count value is m+1=1, the output high level;
When the rising edge of the 4th clock arrives, current count value m=1, the signal of waiting to eliminate burr is a high level, then count value is m-1=0, the output high level;
When the rising edge of the 5th clock arrives, current count value m=0, the signal of waiting to eliminate burr is a high level, then count value keeps initial value, the output high level;
When the rising edge of the 6th clock arrives, current count value m=0, the signal of waiting to eliminate burr is a low level, count value m+1=1 then, output high level;
When the rising edge of the 7th clock arrives, current count value m=1, the signal of waiting to eliminate burr is a high level, count value m-1=0 then, output high level;
When the rising edge of the 8th clock arrives, current count value m=0, the signal of waiting to eliminate burr is a low level, count value m+1=1 then, output high level;
When the rising edge of the 9th clock arrives, current count value m=1, the signal of waiting to eliminate burr is a low level, count value m+1=2 then, output high level;
When the rising edge of the 10th clock arrives, current count value m=2, the signal of waiting to eliminate burr is a low level, count value m+1=3 then, output high level;
When the rising edge of the 11st clock arrives, current count value m=3, the signal of waiting to eliminate burr is a low level, count value m+1=4 then, output low level;
When the rising edge of the 12nd clock arrives, current count value m=4, the signal of waiting to eliminate burr is a low level, then count value has reached high threshold, keeps initial value, output low level;
When the rising edge of the 13rd clock arrives, current count value m=4, the signal of waiting to eliminate burr is a low level, then count value has reached high threshold, keeps initial value, output low level;
When the rising edge of the 16th clock arrives, current count value m=4, the signal of waiting to eliminate burr is a high level, count value m-1=3 then, output low level;
When the rising edge of the 17th clock arrives, current count value m=3, the signal of waiting to eliminate burr is a low level, count value m+1=4 then, output low level;
Afterwards by that analogy
So far, the waveform through eliminating the signal after burr is handled this shows that the present invention can eliminate the signal burr of broad effectively shown in Fig. 5 (b), and guarantees the stable output of signal.
Above embodiment is only unrestricted in order to technical scheme of the present invention to be described, only with reference to preferred embodiment the present invention is had been described in detail.Those of ordinary skill in the art should be appreciated that and can make amendment or be equal to replacement technical scheme of the present invention, and do not break away from the spirit and scope of technical solution of the present invention, all should be encompassed in the middle of the claim scope of the present invention.
Claims (4)
1. the method for an eliminate signal burr is characterized in that, this method comprises:
(1) earlier according to following formula according to the clock cycle and the duration of waiting to eliminate burr determine that effective level meter counts the difference of threshold value and inactive level counting threshold value, be respectively arranged with according to this difference again and imitate level counting threshold value and inactive level counting threshold value:
Significant level counting threshold value-inactive level counting threshold value=wait to eliminate duration/(2 * clock cycle) of burr;
(2) reception is waited to eliminate the signal of burr and is begun counting: when the rising edge of each clock arrives, if described signal is a significant level, then current count value is added 1, otherwise then subtract 1; And described count value no longer increases after reaching significant level counting threshold value, no longer reduces after reaching inactive level counting threshold value;
Simultaneously, export carrot-free signal: when the rising edge of each clock arrives,, then export significant level if current count value is a significant level counting threshold value according to described count value; If current count value is an inactive level counting threshold value, then export inactive level; If current count value then keeps identical with the output of last clock between significant level counting threshold value and inactive level counting threshold value.
2. the device of an eliminate signal burr is characterized in that, this device comprises forward-backward counter and signal output apparatus;
Described forward-backward counter, be used to be provided with effective level meter and count threshold value and inactive level counting threshold value, significant level counting threshold value and inactive level counting threshold value earlier according to following formula according to the clock cycle with wait that the duration of eliminating burr determines its difference, be respectively arranged with according to this difference again and imitate level counting threshold value and inactive level counting threshold value:
Significant level counting threshold value-inactive level counting threshold value=wait to eliminate duration/(2 * clock cycle) of burr; Described forward-backward counter, also be used to receive and wait to eliminate the signal of burr and when receiving, count: when the rising edge arrival of each clock, if described signal is a significant level, then current count value is added 1, otherwise then subtract 1, and described count value no longer increases after reaching significant level counting threshold value, no longer reduces after reaching inactive level counting threshold value; Also be used for current count value being sent to signal output apparatus at each clock;
Described signal output apparatus is used for exporting carrot-free signal according to described count value: when the rising edge of each clock arrives, if current count value is a significant level counting threshold value, then export significant level; If current count value is an inactive level counting threshold value, then export inactive level; If current count value then keeps identical with the output of last clock between significant level counting threshold value and inactive level counting threshold value.
3. the device of eliminate signal burr as claimed in claim 2 is characterized in that, described forward-backward counter is four binary-coded decimal forward-backward counters.
4. the device of eliminate signal burr as claimed in claim 3 is characterized in that, described signal output apparatus comprises four inputs and door, four input NOR gate and JK flip-flop;
The output of described four binary-coded decimal forward-backward counters links to each other respectively with the input of described four inputs with door, four input NOR gate, and described four inputs link to each other with two inputs of JK flip-flop respectively with the output of door with four input NOR gate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101074957A CN101568237B (en) | 2009-05-19 | 2009-05-19 | Method and device for eliminating signal noise |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101074957A CN101568237B (en) | 2009-05-19 | 2009-05-19 | Method and device for eliminating signal noise |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101568237A CN101568237A (en) | 2009-10-28 |
| CN101568237B true CN101568237B (en) | 2011-07-13 |
Family
ID=41284094
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009101074957A Active CN101568237B (en) | 2009-05-19 | 2009-05-19 | Method and device for eliminating signal noise |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101568237B (en) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104202040B (en) * | 2014-09-04 | 2017-09-29 | 南京矽力杰半导体技术有限公司 | Bit level detects circuit and method |
| CN105656546B (en) * | 2014-11-13 | 2019-04-26 | 中兴通讯股份有限公司 | A kind of the burr filtering method and device of optical signal lossing signal |
| CN105282070A (en) * | 2015-11-03 | 2016-01-27 | 浪潮集团有限公司 | Reliability design method applied to communication protocol receiving end |
| CN107145061A (en) * | 2017-06-09 | 2017-09-08 | 广州北极瑞光电子科技有限公司 | Defence method of the intelligent Anti-Jamming Technique of satellite time transfer signal in time synchronized |
| CN107800408A (en) * | 2017-11-16 | 2018-03-13 | 湖南工业大学 | Burst pulse filtering method |
| CN107979358A (en) * | 2017-11-16 | 2018-05-01 | 湖南工业大学 | Key pulse de-jittering method |
| CN107947785A (en) * | 2017-11-16 | 2018-04-20 | 湖南工业大学 | Sampling type disturbing pulse filtering method |
| CN107947786A (en) * | 2017-11-16 | 2018-04-20 | 湖南工业大学 | Tipping-bucket rain-gauge counts method for generating pulse |
| CN107818364B (en) * | 2017-11-16 | 2021-02-26 | 湖南工业大学 | Package counting signal generating device |
| CN107800407A (en) * | 2017-11-16 | 2018-03-13 | 湖南工业大学 | Accumulate discriminate disturbing pulse filter method |
| CN107968640A (en) * | 2017-11-16 | 2018-04-27 | 湖南工业大学 | Sample accumulation formula disturbing pulse filter method |
| CN107947768A (en) * | 2017-11-16 | 2018-04-20 | 湖南工业大学 | Mechanical switch electric pulse anti-shaking method |
| CN107947767A (en) * | 2017-11-16 | 2018-04-20 | 湖南工业大学 | Pulse signal circuit disturbing pulse sampling type filtering method |
| CN107862371B (en) * | 2017-11-16 | 2021-02-26 | 湖南工业大学 | Vehicle loading counting control system |
| CN108038535B (en) * | 2017-11-16 | 2021-05-25 | 湖南工业大学 | Reading room people counting device |
| CN107715241B (en) * | 2017-11-16 | 2020-09-29 | 湖南工业大学 | Infusion dripping speed monitoring device |
| CN107979357A (en) * | 2017-11-16 | 2018-05-01 | 湖南工业大学 | Sampling type disturbing pulse filter method |
| CN107800409B (en) * | 2017-11-16 | 2020-11-06 | 湖南工业大学 | Accumulation type interference pulse filtering method |
| CN108460448A (en) * | 2017-12-04 | 2018-08-28 | 湖南工业大学 | Number of package grain signal generating method |
| CN109831188A (en) * | 2019-01-14 | 2019-05-31 | 四川九洲电器集团有限责任公司 | Signal processing method and device |
| CN110350890B (en) * | 2019-07-24 | 2020-06-30 | 广芯微电子（广州）股份有限公司 | Method for filtering signal burrs in digital circuit |
-
2009
- 2009-05-19 CN CN2009101074957A patent/CN101568237B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN101568237A (en) | 2009-10-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101568237B (en) | Method and device for eliminating signal noise | |
| US9363071B2 (en) | Circuit to recover a clock signal from multiple wire data signals that changes state every state cycle and is immune to data inter-lane skew as well as data state transition glitches | |
| CN107534548B (en) | Clock and data recovery for a pulse-based multiline | |
| EP3512170B1 (en) | Circuit structure for efficiently demodulating fsk signal in wireless charging device | |
| CN1964189A (en) | A device and method to eliminate signal burr | |
| Liu et al. | A flexible hardware architecture for slave device of i2c bus | |
| CN103176014B (en) | A kind of Wave data decoding apparatus and oscillograph | |
| CN100464501C (en) | Method and device for removing burrs in signal | |
| CN105591645B (en) | A kind of multistage serial-parallel conversion circuit | |
| CN102938744B (en) | A kind of implementation method of universal serial transceiver | |
| CN103346771A (en) | Multi-channel switching control circuit compatible with two kinds of protocols and control method | |
| CN110350890B (en) | Method for filtering signal burrs in digital circuit | |
| CN104717036A (en) | Differential Manchester decoding circuit and system | |
| CN104518755A (en) | Digital circuit noise filter and digital filtering method | |
| US7260164B2 (en) | Efficient filtering of RxLOS signal in SerDes applications | |
| CN209844932U (en) | Digital circuit for filtering signal burrs | |
| CN204790677U (en) | Anti -jamming clock and data recovery integrated circuit design | |
| CN105007064B (en) | The removing method of burst pulse in a kind of PWM modulation | |
| CN104953985B (en) | A kind of digital filter circuit being applied in Long line transmission system | |
| CN203119852U (en) | Pulse-generating circuit | |
| CN107454028B (en) | FPGA-based LiFi signal demodulation method and demodulator | |
| WO2020038363A1 (en) | Decoding circuit for frequency modulation signal of pma standard wireless charging device | |
| CN110649910B (en) | Implementation method of dynamically configurable large-bandwidth digital signal low-pass filter | |
| CN217469908U (en) | Digital signal filtering device for hydroelectric control system | |
| CN201243268Y (en) | Logic circuit for decreasing encode error rate of variable impulse-duration system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |