CN100380520C - 可稳定地进行数据写入的存储装置 - Google Patents
可稳定地进行数据写入的存储装置 Download PDFInfo
- Publication number
- CN100380520C CN100380520C CNB031786626A CN03178662A CN100380520C CN 100380520 C CN100380520 C CN 100380520C CN B031786626 A CNB031786626 A CN B031786626A CN 03178662 A CN03178662 A CN 03178662A CN 100380520 C CN100380520 C CN 100380520C
- Authority
- CN
- China
- Prior art keywords
- mentioned
- write
- current
- voltage
- current source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Semiconductor Memories (AREA)
- Hall/Mr Elements (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP344445/2002 | 2002-11-27 | ||
| JP344445/02 | 2002-11-27 | ||
| JP2002344445A JP4266302B2 (ja) | 2002-11-27 | 2002-11-27 | 不揮発性記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1503268A CN1503268A (zh) | 2004-06-09 |
| CN100380520C true CN100380520C (zh) | 2008-04-09 |
Family
ID=32322024
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB031786626A Expired - Fee Related CN100380520C (zh) | 2002-11-27 | 2003-07-18 | 可稳定地进行数据写入的存储装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (4) | US6898114B2 (enExample) |
| JP (1) | JP4266302B2 (enExample) |
| CN (1) | CN100380520C (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4266302B2 (ja) * | 2002-11-27 | 2009-05-20 | 株式会社ルネサステクノロジ | 不揮発性記憶装置 |
| US20110141802A1 (en) * | 2009-12-15 | 2011-06-16 | Grandis, Inc. | Method and system for providing a high density memory cell for spin transfer torque random access memory |
| JP5706635B2 (ja) * | 2010-06-24 | 2015-04-22 | ルネサスエレクトロニクス株式会社 | 半導体装置及びその内部回路の制御方法 |
| JP5214002B2 (ja) * | 2011-08-12 | 2013-06-19 | ルネサスエレクトロニクス株式会社 | 不揮発性記憶装置 |
| US9245926B2 (en) | 2012-05-07 | 2016-01-26 | Micron Technology, Inc. | Apparatuses and methods including memory access in cross point memory |
| US8675423B2 (en) | 2012-05-07 | 2014-03-18 | Micron Technology, Inc. | Apparatuses and methods including supply current in memory |
| JP2013140667A (ja) * | 2013-03-11 | 2013-07-18 | Hitachi Ltd | 半導体装置 |
| US9361990B1 (en) * | 2014-12-18 | 2016-06-07 | SanDisk Technologies, Inc. | Time domain ramp rate control for erase inhibit in flash memory |
| CN113228179B (zh) | 2018-11-30 | 2022-08-09 | 合肥睿科微电子有限公司 | 双精度模拟存储器单元及阵列 |
| US11139025B2 (en) | 2020-01-22 | 2021-10-05 | International Business Machines Corporation | Multi-level cell threshold voltage operation of one-selector-one-resistor structure included in a crossbar array |
| US11587635B2 (en) * | 2020-09-04 | 2023-02-21 | Micron Technology, Inc. | Selective inhibition of memory |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5384730A (en) * | 1991-05-31 | 1995-01-24 | Thunderbird Technologies, Inc. | Coincident activation of pass transistors in a random access memory |
| US6212109B1 (en) * | 1999-02-13 | 2001-04-03 | Integrated Device Technology, Inc. | Dynamic memory array having write data applied to selected bit line sense amplifiers before sensing to write associated selected memory cells |
| US6314028B1 (en) * | 2000-07-07 | 2001-11-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device capable of stable sensing operation |
| US6462998B1 (en) * | 1999-02-13 | 2002-10-08 | Integrated Device Technology, Inc. | Programmable and electrically configurable latch timing circuit |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3705842B2 (ja) * | 1994-08-04 | 2005-10-12 | 株式会社ルネサステクノロジ | 半導体装置 |
| US6462584B1 (en) * | 1999-02-13 | 2002-10-08 | Integrated Device Technology, Inc. | Generating a tail current for a differential transistor pair using a capacitive device to project a current flowing through a current source device onto a node having a different voltage than the current source device |
| JP3913952B2 (ja) * | 1999-12-28 | 2007-05-09 | 株式会社東芝 | 半導体記憶装置 |
| JP4726290B2 (ja) | 2000-10-17 | 2011-07-20 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
| ATE397056T1 (de) * | 2001-07-11 | 2008-06-15 | Sfa International Inc | Verfahren zur verminderung der rauch- und teilchenemissionen aus flüssige petroleumkraftstoffe brauchenden kompressionsanzündungskolbenkraftmaschinen |
| JP4570313B2 (ja) * | 2001-10-25 | 2010-10-27 | ルネサスエレクトロニクス株式会社 | 薄膜磁性体記憶装置 |
| JP4208500B2 (ja) * | 2002-06-27 | 2009-01-14 | 株式会社ルネサステクノロジ | 薄膜磁性体記憶装置 |
| US6940777B2 (en) * | 2002-10-31 | 2005-09-06 | Renesas Technology Corp. | Semiconductor device and semiconductor memory device provided with internal current setting adjustment circuit |
| JP4365576B2 (ja) * | 2002-11-22 | 2009-11-18 | Tdk株式会社 | 磁気メモリデバイスおよび書込電流駆動回路、並びに書込電流駆動方法 |
| JP4266302B2 (ja) * | 2002-11-27 | 2009-05-20 | 株式会社ルネサステクノロジ | 不揮発性記憶装置 |
| JP3857640B2 (ja) * | 2002-11-29 | 2006-12-13 | 株式会社東芝 | 半導体記憶装置 |
| JP2004348815A (ja) * | 2003-05-20 | 2004-12-09 | Sharp Corp | 半導体記憶装置のドライバ回路及び携帯電子機器 |
-
2002
- 2002-11-27 JP JP2002344445A patent/JP4266302B2/ja not_active Expired - Fee Related
-
2003
- 2003-05-19 US US10/440,157 patent/US6898114B2/en not_active Expired - Fee Related
- 2003-07-18 CN CNB031786626A patent/CN100380520C/zh not_active Expired - Fee Related
-
2005
- 2005-01-31 US US11/045,136 patent/US6947320B2/en not_active Expired - Fee Related
- 2005-08-24 US US11/209,630 patent/US7154777B2/en not_active Expired - Fee Related
-
2006
- 2006-11-22 US US11/602,950 patent/US7292472B2/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5384730A (en) * | 1991-05-31 | 1995-01-24 | Thunderbird Technologies, Inc. | Coincident activation of pass transistors in a random access memory |
| US6212109B1 (en) * | 1999-02-13 | 2001-04-03 | Integrated Device Technology, Inc. | Dynamic memory array having write data applied to selected bit line sense amplifiers before sensing to write associated selected memory cells |
| US6462998B1 (en) * | 1999-02-13 | 2002-10-08 | Integrated Device Technology, Inc. | Programmable and electrically configurable latch timing circuit |
| US6314028B1 (en) * | 2000-07-07 | 2001-11-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device capable of stable sensing operation |
Also Published As
| Publication number | Publication date |
|---|---|
| US7292472B2 (en) | 2007-11-06 |
| JP4266302B2 (ja) | 2009-05-20 |
| US6947320B2 (en) | 2005-09-20 |
| CN1503268A (zh) | 2004-06-09 |
| US20040100819A1 (en) | 2004-05-27 |
| US7154777B2 (en) | 2006-12-26 |
| US6898114B2 (en) | 2005-05-24 |
| JP2004178709A (ja) | 2004-06-24 |
| US20050276111A1 (en) | 2005-12-15 |
| US20050135166A1 (en) | 2005-06-23 |
| US20070127288A1 (en) | 2007-06-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI339399B (en) | Method and system for providing a magnetic memory structure utilizing spin transfer | |
| US6791869B2 (en) | Nonvolatile memory device with configuration switching the number of memory cells used for one-bit data storage | |
| JP4071531B2 (ja) | 薄膜磁性体記憶装置 | |
| CN1331155C (zh) | 基于选择存储单元与基准单元的电阻差读出数据的存储器 | |
| JP4290494B2 (ja) | 半導体記憶装置 | |
| US6903963B2 (en) | Thin-film magnetic memory device executing data writing with data write magnetic fields in two directions | |
| JP4208498B2 (ja) | 薄膜磁性体記憶装置 | |
| TW200414216A (en) | Memory having a precharge circuit and method therefor | |
| JP4553620B2 (ja) | 薄膜磁性体記憶装置 | |
| CN1307644C (zh) | 薄膜磁性体存储器件 | |
| JP4266302B2 (ja) | 不揮発性記憶装置 | |
| US20110273928A1 (en) | Method and system for providing a magnetic magnetic field aligned spin transfer torque random access memory | |
| TWI243379B (en) | Architecture for high-speed magnetic memories | |
| JP2008084533A (ja) | 薄膜磁性体記憶装置 | |
| EP2467853B1 (en) | Gate drive voltage boost schemes for memory array ii | |
| JP2004133990A (ja) | 薄膜磁性体記憶装置 | |
| JP4655936B2 (ja) | 半導体記憶装置及び半導体記憶装置のデータ書き込み方法 | |
| JP4315703B2 (ja) | 薄膜磁性体記憶装置 | |
| JP4553927B2 (ja) | 半導体装置 | |
| JP2007122838A (ja) | 半導体記憶装置 | |
| JP4749454B2 (ja) | 薄膜磁性体記憶装置 | |
| JP4698712B2 (ja) | 薄膜磁性体記憶装置 | |
| JP2010186559A (ja) | 薄膜磁性体記憶装置 | |
| JP2008004260A (ja) | 半導体装置 | |
| JP2007048399A (ja) | 薄膜磁性体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: RENESAS ELECTRONICS CORPORATION Free format text: FORMER OWNER: RENESAS TECHNOLOGY CORP. Effective date: 20101019 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: TOKYO TO, JAPAN TO: KAWASAKI CITY, KANAGAWA PREFECTURE, JAPAN |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20101019 Address after: Kawasaki, Kanagawa, Japan Patentee after: Renesas Electronics Corporation Address before: Tokyo, Japan, Japan Patentee before: Renesas Technology Corp. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080409 Termination date: 20140718 |
|
| EXPY | Termination of patent right or utility model |