CN100350638C - 氮化物半导体及其制备方法 - Google Patents
氮化物半导体及其制备方法 Download PDFInfo
- Publication number
- CN100350638C CN100350638C CNB038132346A CN03813234A CN100350638C CN 100350638 C CN100350638 C CN 100350638C CN B038132346 A CNB038132346 A CN B038132346A CN 03813234 A CN03813234 A CN 03813234A CN 100350638 C CN100350638 C CN 100350638C
- Authority
- CN
- China
- Prior art keywords
- gan
- layer
- transition zone
- forms
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 150000004767 nitrides Chemical class 0.000 title claims abstract description 62
- 239000004065 semiconductor Substances 0.000 title claims abstract description 62
- 238000000034 method Methods 0.000 title claims abstract description 16
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 239000000758 substrate Substances 0.000 claims abstract description 48
- 230000007704 transition Effects 0.000 claims description 69
- 229910052738 indium Inorganic materials 0.000 claims description 24
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 24
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- 239000007789 gas Substances 0.000 claims description 3
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 claims description 3
- 239000012159 carrier gas Substances 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 85
- 238000002360 preparation method Methods 0.000 description 18
- 230000015572 biosynthetic process Effects 0.000 description 7
- 239000013078 crystal Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 229910052594 sapphire Inorganic materials 0.000 description 6
- 239000010980 sapphire Substances 0.000 description 6
- 230000007547 defect Effects 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 2
- 241001062009 Indigofera Species 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
- H01L33/32—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table containing nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02378—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/0242—Crystalline insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
- H01L21/02507—Alternating layers, e.g. superlattice
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02579—P-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/207—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds further characterised by the doping material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
- H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/812—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/04—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/12—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Led Devices (AREA)
Abstract
本发明涉及氮化物半导体,更具体地,涉及GaN基氮化物半导体及其制备方法。根据本发明的氮化物半导体包含衬底;按以下结构的任一种形成的GaN基过渡层:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;和GaN基单晶层。
Description
技术领域
本发明涉及氮化物半导体,更具体地涉及GaN基氮化物半导体及其制备方法。
背景技术
一般来说,GaN基氮化物半导体应用于作为高速开关和高功率器件的电子器件中,例如蓝/绿LED、MESFET、HEMT等的光学元件。具体地,蓝/绿LED正处于已经进行大批量生产并且全球的规模指数增长的状态。
这样的GaN基氮化物半导体通常在蓝宝石或SiC衬底上生长。在低生长温度下,在蓝宝石衬底或SiC衬底上生长作为过渡层的AlxGa1-xN的多晶层。此后,在高温下,在该过渡层上生长良好质量的GaN基单晶层,从而制备GaN基氮化物半导体。
其间,为了改善GaN基氮化物半导体的性能并保证其可靠性,研究了新型的过渡层,并且非常活跃地研究了GaN基氮化物半导体的制备方法。
发明内容
本发明的一个目的是提供氮化物半导体及其制备方法,该方法能够减少由于GaN基单晶层与衬底之间的热膨胀系数差和它们之间的晶格常数差所导致的晶体缺陷,并增强GaN基氮化物半导体的结晶性,从而改善氮化物半导体的性能并保证可靠性。
本发明的另一个目的是提供可以改善其性能并保证可靠性的氮化物半导体发光器件(LED)。
为了实现这些和其他优点,根据本发明的目的,正如所实施和概括描述的那样,氮化物半导体包括:衬底;在衬底上形成的GaN基过渡层,所述过渡层是选自以下结构的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;以及在GaN基过渡层上形成的GaN基单晶层。
在本发明的一个方面中,提供了一种制备氮化物半导体的方法。该方法包括以下步骤:(a)在衬底上生长GaN基过渡层,所述过渡层选自以下结构中的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;和(b)在所生长的GaN基过渡层上生长GaN基单晶层。
在本发明的另一个方面中,氮化物半导体发光器件包括:衬底;在该衬底上形成的GaN基过渡层,所述过渡层选自以下结构的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;在GaN基过渡层上形成的n-GaN层的第一电极层;在第一电极层上形成的有源层;和在有源层上形成的p-GaN层的第二电极层。
附图说明
图1(a)和1(b)是说明通过根据本发明的氮化物半导体制备方法形成的氮化物半导体的第一实施方案的结构的示意图。
图2(a)和2(b)是说明通过根据本发明的氮化物半导体制备方法形成的氮化物半导体的第二实施方案的结构的示意图。
图3(a)和3(b)是说明通过根据本发明的氮化物半导体制备方法形成的氮化物半导体的第三实施方案的结构的示意图。
图4是示意说明根据本发明的氮化物半导体制备方法形成的氮化物半导体LED的结构的截面图。
具体实施方式
现在详细说明本发明的优选实施方案,其实例在附图中说明。
图1(a)和1(b)是说明通过根据本发明的氮化物半导体制备方法形成的氮化物半导体的第一实施方案的结构的示意图。
如图1(a)所示,根据本发明的氮化物半导体包括衬底(即蓝宝石衬底或SiC衬底)101和以AlyInxGa1-(x+y)N/InxGa1-xN/GaN的三层结构102-104在衬底101上形成的GaN基过渡层110,其中0≤x≤1和0≤y≤1。GaN基单晶层120形成在GaN基过渡层110上。这里,GaN基单晶层120包括铟掺杂的GaN层105、未掺杂的GaN层106和硅掺杂的n-GaN层107。
如图1(a)和1(b)所示,在GaN基单晶层120中,在形成铟掺杂的GaN层105之后,可以在铟掺杂的GaN层105上形成未掺杂的GaN层106。另外,也可以在形成未掺杂的GaN层106之后,在未掺杂的GaN层106上形成铟掺杂的GaN层105。
氮化物半导体的GaN基过渡层110在MOCVD设备中在500-800℃的温度下以50-800的厚度生长。通过在提供载气H2和N2的同时引入TMGa、TMIn和TMAl源和高纯(>99.9995%)NH3气体来生长GaN基过渡层110。这里,TMGa、TMIn和TMAl源的流量为5-300μmol/min,生长压力为100-700托。
GaN基过渡层110可以有效地消除由于衬底101与GaN基过渡层110之间的热膨胀系数差和在衬底101与GaN基过渡层110之间的晶格常数差引起的应力,所述过渡层与AlyGa1-yN层102和InxGa1-xN层103结合。因此,它有助于GaN晶种生长并且当GaN晶种从位于GaN基过渡层110上部的GaN层104向上生长时被结合。诸如在衬底101与GaN基过渡层110之间的边界处产生的位错等晶体缺陷减少,因此可以获得良好的GaN基氮化物半导体。
根据本发明的氮化物半导体的GaN基晶体层120使用MOCVD设备并供给TMGa和TMIn源在900-1100℃的温度下生长。SiH4气体用作掺杂源。这里,n-GaN层的电极107具有1×1018/cm3或更大的载流子浓度。当引入TMGa和TMIn源时,其压力为100-700托,其流量为0.1-700μmol/min。
同时,图2(a)和图2(b)是说明通过根据本发明的氮化物半导体制备方法形成的氮化物半导体的第二实施方案的结构的示意图。
如图2(a)所示,根据本发明的氮化物半导体包括衬底(即蓝宝石衬底或SiC衬底)201和以InxGa1-xN/GaN的两层结构202和203在衬底201上形成的GaN基过渡层210,其中0≤x≤1。GaN基单晶层220形成在GaN基过渡层210上。这里,GaN基单晶层220包括铟掺杂的GaN层204、未掺杂的GaN层205和硅掺杂的n-GaN层206。
GaN基过渡层210有助于GaN晶种生长,并且当GaN晶种从位于GaN基过渡层210上部的GaN层203向上生长时被结合。诸如在衬底201与GaN基过渡层210之间的边界处产生的位错等晶体缺陷减少,因此可以获得良好的GaN基氮化物半导体。
如图2(a)和2(b)所示,在GaN基过渡层210上层叠并形成的GaN基单晶层220中,在形成铟掺杂的GaN层204之后,可以在铟掺杂的GaN层204上形成未掺杂的GaN层205。另外,也可以在形成未掺杂的GaN层205之后,在未掺杂的GaN层205上形成铟掺杂的GaN层204。
由于具有上述结构的氮化物半导体用与第一实施方案中所述的氮化物半导体制备方法相似的方法生长,这里将省略该制备方法的描述。
同时,图3(a)和图3(b)是说明通过根据本发明的氮化物半导体制备方法形成的氮化物半导体的第三实施方案的结构的示意图。
如图3(a)所示,根据本发明的氮化物半导体包括衬底(即蓝宝石衬底或SiC衬底)301和以InxGa1-xN/GaN层302的超晶格结构在衬底301上形成的GaN基过渡层,其中0≤x≤1。GaN基单晶层320形成在作为GaN基过渡层的InxGa1-xN/GaN层302上。这里,GaN基单晶层320包括未掺杂的GaN层303、铟掺杂的GaN层304和硅掺杂的n-GaN层306。
InxGa1-xN/GaN层302以小于30的厚度交替生长,因此形成具有超晶格结构的GaN基过渡层。由于GaN基过渡层与衬底301之间的热膨胀系数差及其晶格常数差所引起的边界缺陷减少,因此可以获得良好的GaN基氮化物半导体。
如图3(a)和3(b)所示,在作为GaN基过渡层的InxGa1-xN/GaN层302上层叠并形成的GaN基单晶层320中,在形成铟掺杂的GaN层304之后,可以在铟掺杂的GaN层304上形成未掺杂的GaN层303。另外,也可以在形成未掺杂的GaN层303之后,在未掺杂的GaN层303上形成铟掺杂的GaN层304。
由于具有上述结构的氮化物半导体用与第一实施方案中所述的氮化物半导体制备方法相似的方法生长,这里将省略该制备方法的描述。
同时,图4是示意说明用根据本发明的氮化物半导体制备方法制备的氮化物半导体发光器件的结构的截面图。
根据本发明的氮化物半导体发光器件包括衬底401、在衬底401上形成的GaN基过渡层402、在GaN基过渡层402上形成的n-GaN层的第一电极层405、在第一电极层上形成的有源层420和在有源层420上形成的p-GaN层的第二电极层410。
这里,以选自以下结构的任一种的形式形成GaN基过渡层402:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1。
换言之,根据本发明的氮化物半导体发光元件通过以下过程形成:在衬底(即蓝宝石衬底或SiC衬底)401上生长GaN基氮化物半导体作为GaN基过渡层402、形成硅掺杂的n-GaN层405作为第一电极层、和形成Mg掺杂的p-GaN层410作为第二电极层。InGaN/GaN多量子阱结构的有源层420以位于n-GaN层的第一电极层405与p-GaN层的第二电极层410之间的夹层耦合结构形成。
这里,有源层420可以由InxGa1-xN阱层406、InxGa1-xN/GaN阻挡层407、InxGa1-xN阱层408和InxGa1-xN/GaN阻挡层409组成。未掺杂的GaN层403或铟掺杂的GaN层404可以形成在GaN基过渡层402与n-GaN层的第一电极层405之间。
工业实用性
如上所述,根据本发明的氮化物半导体及其制备方法可以减少由于GaN基单晶层与衬底之间的热膨胀系数差及其晶格常数差所引起的晶体缺陷,并且能够增强GaN基氮化物半导体的结晶性,从而改善氮化物半导体的性能并保证可靠性。
Claims (11)
1.一种氮化物半导体,包括:
衬底;
在所述衬底上形成的GaN基过渡层,该过渡层为InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;和
在所述GaN基过渡层上形成的GaN基单晶层。
2.一种氮化物半导体,包括:
衬底;
在所述衬底上形成的GaN基过渡层,该过渡层选自以下结构中的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;和
在所述GaN基过渡层上形成的GaN基单晶层,
其中,所述GaN基单晶层包含:
铟掺杂的GaN层;
在铟掺杂的GaN层上形成的未掺杂的GaN层;和
在未掺杂的GaN层上形成的硅掺杂的n-GaN层。
3.一种氮化物半导体,包括:
衬底;
在所述衬底上形成的GaN基过渡层,该过渡层选自以下结构中的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;
在所述GaN基过渡层上形成的GaN基单晶层,
其中,所述GaN基单晶层包含:
未掺杂的GaN层;
在未掺杂的GaN层上形成的铟掺杂的GaN层;和
在铟掺杂的GaN层上形成的硅掺杂的n-GaN层。
4.一种氮化物半导体发光器件,包含:
衬底;
在所述衬底上形成的GaN基过渡层,该过渡层为InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;
在所述GaN基过渡层上形成的n-GaN层的第一电极层;
在所述第一电极层上形成的有源层;和
在所述有源层上形成的p-GaN层的第二电极层。
5.一种氮化物半导体发光器件,包括:
衬底;
在所述衬底上形成的GaN基过渡层,该过渡层选自以下结构中的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;
在所述GaN基过渡层上形成的n-GaN层的第一电极层;
在所述第一电极层上形成的有源层;
在所述有源层上形成的p-GaN层的第二电极层;
在所述GaN基过渡层上形成的铟掺杂的GaN层;和
在所述铟掺杂的GaN层上形成的未掺杂的GaN层。
6.一种氮化物半导体发光器件,包括:
衬底;
在所述衬底上形成的GaN基过渡层,该过渡层选自以下结构中的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;
在所述GaN基过渡层上形成的n-GaN层的第一电极层;
在所述第一电极层上形成的有源层;
在所述有源层上形成的p-GaN层的第二电极层;
在所述GaN基过渡层上形成的未掺杂的GaN层;和
在所述未掺杂的GaN层上形成的铟掺杂的GaN层。
7.一种用于制备氮化物半导体的方法,该方法包括以下步骤:
(a)在衬底上生长GaN基过渡层,该过渡层为InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;和
(b)在所生长的GaN基过渡层上生长GaN基单晶层。
8.权利要求7的方法,其中所述GaN基过渡层在MOCVD设备中通过在提供H2和N2载气的同时引入TMGa、TMIn和TMAl源以及NH3气体,在500-800℃的温度下以50-800的厚度生长。
9.权利要求8的方法,其中所述GaN基过渡层在TMGa、TMIn和TMAl源的流量为5-300μmol/min、生长压力为100-700托的条件下生长。
10.一种用于制备氮化物半导体的方法,该方法包括以下步骤:
(a)在衬底上生长GaN基过渡层,该过渡层选自以下结构的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;和
(b)在所生长的GaN基过渡层上生长GaN基单晶层,
其中步骤(b)包括以下步骤:
生长铟掺杂的GaN层;
在所述铟掺杂的GaN层上生长未掺杂的GaN层;和
在所述未掺杂的GaN层上生长硅掺杂的n-GaN层。
11.一种用于制备氮化物半导体的方法,该方法包括以下步骤:
(a)在衬底上生长GaN基过渡层,该过渡层选自以下结构的任一种:三层结构的AlyInxGa1-(x+y)N/InxGa1-xN/GaN,其中0≤x≤1且0≤y≤1;两层结构的InxGa1-xN/GaN,其中0≤x≤1;和InxGa1-xN/GaN的超晶格结构,其中0≤x≤1;和
(b)在所生长的GaN基过渡层上生长GaN基单晶层,
其中步骤(b)包括以下步骤:
生长未掺杂的GaN层;
在所述未掺杂的GaN层上生长铟掺杂的GaN层;和
在所述铟掺杂的GaN层上生长硅掺杂的n-GaN层。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020020049010 | 2002-08-19 | ||
KR1020020049010A KR100583163B1 (ko) | 2002-08-19 | 2002-08-19 | 질화물 반도체 및 그 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1659714A CN1659714A (zh) | 2005-08-24 |
CN100350638C true CN100350638C (zh) | 2007-11-21 |
Family
ID=31884913
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB038132346A Expired - Lifetime CN100350638C (zh) | 2002-08-19 | 2003-08-19 | 氮化物半导体及其制备方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7368309B2 (zh) |
KR (1) | KR100583163B1 (zh) |
CN (1) | CN100350638C (zh) |
AU (1) | AU2003257718A1 (zh) |
WO (1) | WO2004017432A1 (zh) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101077630B1 (ko) * | 2003-01-02 | 2011-10-27 | 로마 린다 유니버시티 메디칼 센터 | 양자 빔 치료 시스템에 대한 구성 관리 및 검색 시스템 |
WO2006022498A1 (en) * | 2004-08-26 | 2006-03-02 | Lg Innotek Co., Ltd | Nitride semicondctor light emitting device and fabrication method thereof |
KR100661708B1 (ko) | 2004-10-19 | 2006-12-26 | 엘지이노텍 주식회사 | 질화물 반도체 발광소자 및 그 제조방법 |
KR100661709B1 (ko) | 2004-12-23 | 2006-12-26 | 엘지이노텍 주식회사 | 질화물 반도체 발광소자 및 그 제조방법 |
KR100580752B1 (ko) * | 2004-12-23 | 2006-05-15 | 엘지이노텍 주식회사 | 질화물 반도체 발광소자 및 그 제조방법 |
KR100593936B1 (ko) * | 2005-03-25 | 2006-06-30 | 삼성전기주식회사 | 비극성 a면 질화갈륨 단결정 제조방법 |
KR101262386B1 (ko) * | 2006-09-25 | 2013-05-08 | 엘지이노텍 주식회사 | 질화물 반도체 발광소자의 제조 방법 |
US8110425B2 (en) * | 2007-03-20 | 2012-02-07 | Luminus Devices, Inc. | Laser liftoff structure and related methods |
JP5292716B2 (ja) * | 2007-03-30 | 2013-09-18 | 富士通株式会社 | 化合物半導体装置 |
JP5731785B2 (ja) * | 2010-09-30 | 2015-06-10 | スタンレー電気株式会社 | 積層半導体および積層半導体の製造方法 |
US8362458B2 (en) | 2010-12-27 | 2013-01-29 | Industrial Technology Research Institute | Nitirde semiconductor light emitting diode |
JP6200227B2 (ja) * | 2013-02-25 | 2017-09-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
CN105006427B (zh) * | 2015-08-04 | 2018-01-30 | 中国电子科技集团公司第十三研究所 | 一种利用低温过渡层生长高质量氮化镓外延结构的方法 |
WO2021243653A1 (zh) * | 2020-06-04 | 2021-12-09 | 英诺赛科(珠海)科技有限公司 | 半导体装置及其制造方法 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07302929A (ja) * | 1994-03-08 | 1995-11-14 | Sumitomo Chem Co Ltd | 3−5族化合物半導体と発光素子 |
JPH09199759A (ja) * | 1996-01-19 | 1997-07-31 | Toyoda Gosei Co Ltd | 3族窒化物半導体の製造方法及び半導体素子 |
JPH09293897A (ja) * | 1996-04-26 | 1997-11-11 | Sanyo Electric Co Ltd | 半導体素子とその製造方法 |
JPH10173220A (ja) * | 1996-12-06 | 1998-06-26 | Rohm Co Ltd | 半導体発光素子の製法 |
JP2001007397A (ja) * | 1999-06-23 | 2001-01-12 | Nichia Chem Ind Ltd | 窒化物半導体光素子及びその形成方法 |
CN1343013A (zh) * | 2000-09-13 | 2002-04-03 | 晶元光电股份有限公司 | 白色发光二极管 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5838029A (en) * | 1994-08-22 | 1998-11-17 | Rohm Co., Ltd. | GaN-type light emitting device formed on a silicon substrate |
JPH10150245A (ja) * | 1996-11-21 | 1998-06-02 | Matsushita Electric Ind Co Ltd | 窒化ガリウム系半導体の製造方法 |
EP1017113B1 (en) * | 1997-01-09 | 2012-08-22 | Nichia Corporation | Nitride semiconductor device |
KR19980084825A (ko) * | 1997-05-26 | 1998-12-05 | 윤종용 | GaN계 발광 다이오드 |
JP3080155B2 (ja) * | 1997-11-05 | 2000-08-21 | サンケン電気株式会社 | 窒化ガリウム半導体層を有する半導体装置及びその製造方法 |
JPH11238935A (ja) * | 1998-02-19 | 1999-08-31 | Toshiba Corp | GaN系化合物半導体装置及びその製造方法 |
US6459100B1 (en) * | 1998-09-16 | 2002-10-01 | Cree, Inc. | Vertical geometry ingan LED |
KR100304881B1 (ko) * | 1998-10-15 | 2001-10-12 | 구자홍 | Gan계화합물반도체및그의결정성장방법 |
JP3719047B2 (ja) * | 1999-06-07 | 2005-11-24 | 日亜化学工業株式会社 | 窒化物半導体素子 |
JP4006537B2 (ja) * | 1999-10-19 | 2007-11-14 | 日本電信電話株式会社 | P型の窒化物半導体の作製方法 |
JP3778765B2 (ja) * | 2000-03-24 | 2006-05-24 | 三洋電機株式会社 | 窒化物系半導体素子およびその製造方法 |
JP2001274376A (ja) * | 2000-03-24 | 2001-10-05 | Furukawa Electric Co Ltd:The | 低抵抗GaN系緩衝層 |
US6495867B1 (en) * | 2000-07-26 | 2002-12-17 | Axt, Inc. | InGaN/AlGaN/GaN multilayer buffer for growth of GaN on sapphire |
KR100525545B1 (ko) * | 2003-06-25 | 2005-10-31 | 엘지이노텍 주식회사 | 질화물 반도체 발광소자 및 그 제조방법 |
-
2002
- 2002-08-19 KR KR1020020049010A patent/KR100583163B1/ko active IP Right Grant
-
2003
- 2003-08-19 AU AU2003257718A patent/AU2003257718A1/en not_active Abandoned
- 2003-08-19 US US10/516,742 patent/US7368309B2/en not_active Expired - Fee Related
- 2003-08-19 WO PCT/KR2003/001669 patent/WO2004017432A1/en not_active Application Discontinuation
- 2003-08-19 CN CNB038132346A patent/CN100350638C/zh not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07302929A (ja) * | 1994-03-08 | 1995-11-14 | Sumitomo Chem Co Ltd | 3−5族化合物半導体と発光素子 |
JPH09199759A (ja) * | 1996-01-19 | 1997-07-31 | Toyoda Gosei Co Ltd | 3族窒化物半導体の製造方法及び半導体素子 |
JPH09293897A (ja) * | 1996-04-26 | 1997-11-11 | Sanyo Electric Co Ltd | 半導体素子とその製造方法 |
JPH10173220A (ja) * | 1996-12-06 | 1998-06-26 | Rohm Co Ltd | 半導体発光素子の製法 |
JP2001007397A (ja) * | 1999-06-23 | 2001-01-12 | Nichia Chem Ind Ltd | 窒化物半導体光素子及びその形成方法 |
CN1343013A (zh) * | 2000-09-13 | 2002-04-03 | 晶元光电股份有限公司 | 白色发光二极管 |
Also Published As
Publication number | Publication date |
---|---|
KR100583163B1 (ko) | 2006-05-23 |
CN1659714A (zh) | 2005-08-24 |
KR20040016724A (ko) | 2004-02-25 |
AU2003257718A1 (en) | 2004-03-03 |
US7368309B2 (en) | 2008-05-06 |
WO2004017432A1 (en) | 2004-02-26 |
US20050250233A1 (en) | 2005-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100350639C (zh) | 氮化物半导体led和其制造方法 | |
US9691712B2 (en) | Method of controlling stress in group-III nitride films deposited on substrates | |
CN100350638C (zh) | 氮化物半导体及其制备方法 | |
JP2002170991A (ja) | 窒化物化合物半導体のエピタキシャル成長 | |
JP4883931B2 (ja) | 半導体積層基板の製造方法 | |
CN103515495A (zh) | 一种GaN基发光二极管芯片的生长方法 | |
KR20050104454A (ko) | 실리콘기판 상에 질화물 단결정성장방법, 이를 이용한질화물 반도체 발광소자 및 그 제조방법 | |
JPH11354840A (ja) | GaN系量子ドット構造の製造方法およびその用途 | |
EP1869717B1 (en) | Production method of group iii nitride semioconductor element | |
KR100765386B1 (ko) | 질화 갈륨계 화합물 반도체 및 이의 제조 방법 | |
KR100822482B1 (ko) | 질화물 계열 에피택시 층의 성장 방법 및 이를 이용한반도체 소자 | |
KR100881053B1 (ko) | 질화물계 발광소자 | |
KR100304733B1 (ko) | 질화물 반도체의 구조 및 그 결정성장방법 | |
JP2003212695A (ja) | 窒化物系化合物半導体ウェハの製造方法、および窒化物系化合物半導体ウェハ、ならびに窒化物系半導体デバイス | |
EP2728629B1 (en) | Hetero-Substrate for nitride-Based Semiconductor Light Emitting Device, and Method for Manufacturing the same | |
KR101282774B1 (ko) | 질화물계 발광 소자 및 그 제조방법 | |
CN117810328A (zh) | 发光二极管外延片及其制备方法、发光二极管 | |
KR100974924B1 (ko) | 질화물계 발광소자 | |
KR100911775B1 (ko) | 질화물계 발광소자 | |
CN109887997A (zh) | 一种硅衬底上的iii族氮化物层 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20210823 Address after: 168 Changsheng North Road, Taicang City, Suzhou, Jiangsu Province Patentee after: Suzhou Leyu Semiconductor Co.,Ltd. Address before: Seoul, South Kerean Patentee before: LG INNOTEK Co.,Ltd. |
|
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20071121 |