CH656758A5 - Phase monitoring circuit - Google Patents
Phase monitoring circuit Download PDFInfo
- Publication number
- CH656758A5 CH656758A5 CH756181A CH756181A CH656758A5 CH 656758 A5 CH656758 A5 CH 656758A5 CH 756181 A CH756181 A CH 756181A CH 756181 A CH756181 A CH 756181A CH 656758 A5 CH656758 A5 CH 656758A5
- Authority
- CH
- Switzerland
- Prior art keywords
- reference signal
- signal
- phase
- circuit
- output
- Prior art date
Links
- 238000012544 monitoring process Methods 0.000 title claims description 12
- 230000000630 rising effect Effects 0.000 claims description 5
- 239000003990 capacitor Substances 0.000 claims description 3
- 230000010363 phase shift Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 3
- 230000007935 neutral effect Effects 0.000 description 3
- 238000011144 upstream manufacturing Methods 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
- H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
- H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19803044835 DE3044835C2 (de) | 1980-11-28 | 1980-11-28 | Digitaler Phasendetektor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CH656758A5 true CH656758A5 (en) | 1986-07-15 |
Family
ID=6117795
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CH756181A CH656758A5 (en) | 1980-11-28 | 1981-11-26 | Phase monitoring circuit |
Country Status (6)
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3544675A1 (de) * | 1985-12-18 | 1987-06-25 | Philips Patentverwaltung | Schaltungsanordnung zur steuerung eines frequenzabhaengigen oszillators |
| JPH04250712A (ja) * | 1991-01-25 | 1992-09-07 | Toshiba Corp | 半導体集積回路 |
| US5340159A (en) * | 1991-07-12 | 1994-08-23 | The Standard Register Company | Varying tone security document |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3921095A (en) * | 1974-11-14 | 1975-11-18 | Hewlett Packard Co | Startable phase-locked loop oscillator |
| US4237423A (en) * | 1978-12-08 | 1980-12-02 | Rca Corporation | Digital phase detector |
| DE2856211A1 (de) * | 1978-12-27 | 1980-07-03 | Licentia Gmbh | Digitale phasenregelschaltung mit einer hilfsschaltung |
-
1980
- 1980-11-28 DE DE19803044835 patent/DE3044835C2/de not_active Expired
-
1981
- 1981-11-24 GR GR66609A patent/GR76352B/el unknown
- 1981-11-25 ES ES507433A patent/ES8300421A1/es not_active Expired
- 1981-11-25 FI FI813772A patent/FI73103C/fi not_active IP Right Cessation
- 1981-11-26 CH CH756181A patent/CH656758A5/de not_active IP Right Cessation
- 1981-11-27 JP JP56189406A patent/JPS57118445A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| ES507433A0 (es) | 1982-11-01 |
| ES8300421A1 (es) | 1982-11-01 |
| DE3044835A1 (de) | 1982-06-03 |
| JPS57118445A (en) | 1982-07-23 |
| DE3044835C2 (de) | 1986-04-03 |
| JPS6347163B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-09-20 |
| FI73103B (fi) | 1987-04-30 |
| FI813772L (fi) | 1982-05-29 |
| GR76352B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1984-08-06 |
| FI73103C (fi) | 1987-08-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0012899B1 (de) | Digitale Phasenregelschaltung mit einer Hilfsschaltung | |
| DE69400244T2 (de) | Phasensynchronisierungsschaltung mit kurzer Verriegelungszeit und geringem Zittern | |
| DE1952926A1 (de) | Verfahren zur Synchronisierung zweier parallel arbeitender Datenverarbeitungseinheiten | |
| DE69307581T2 (de) | Phasenregelkreis | |
| DE2949206A1 (de) | Digitale phasenvergleichsschalung | |
| DE3022746A1 (de) | Digitale phasenkomparatorschaltung | |
| DE3586508T2 (de) | Phasendetektor. | |
| DE2216123A1 (de) | Verfahren und Anordnung zur Analog Digital Umsetzung unter mehrfacher Inte gration | |
| DE3611848A1 (de) | Taktauswahleinheit | |
| DE3212453C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE3245582A1 (de) | Dynamische verstaerkerschaltung | |
| EP1039638B1 (de) | Schaltungsanordnung zum störungsfreien Initialisieren von Verzögerungsregelschleifen mit schneller Verriegelung | |
| DE3889028T2 (de) | Taktextrahierer mit digitaler phasenverriegelter Schleife für bipolare Signale. | |
| CH656758A5 (en) | Phase monitoring circuit | |
| DE19905053C2 (de) | Komparatorschaltung | |
| EP0855798B1 (de) | Schaltungsanordnung zum Erzeugen eines Ausgangssignals | |
| DE2749736A1 (de) | Digitale traegerkorrekturschaltung | |
| DE69422078T2 (de) | Schaltung und Verfahren zum Synchronisieren von Taktsignalen | |
| DE10319899A1 (de) | Verfahren zum Erzeugen eines Kontrollsignals, das eine Frequenzabweichung anzeigt | |
| DE2616398B1 (de) | Schaltungsanordnung zur regelung der impulsfolgefrequenz eines signals | |
| DE2159629A1 (de) | Synchronisierschaltung fur nachstimm bare Oszillatoren | |
| DE3232864C2 (de) | Wechselstromschaltkreis | |
| DE2141888A1 (de) | Rahmensynchronisiersystem | |
| EP0230337A2 (de) | Schaltungsanordnung zur Frequenzteilung | |
| DE2507655C3 (de) | Schaltungsanordnung zum Speichern eines analogen elektrischen Signals |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUE | Assignment |
Owner name: ALCATEL N.V. |
|
| PL | Patent ceased | ||
| PL | Patent ceased |