FI73103C - Digital fasdetektor. - Google Patents
Digital fasdetektor. Download PDFInfo
- Publication number
- FI73103C FI73103C FI813772A FI813772A FI73103C FI 73103 C FI73103 C FI 73103C FI 813772 A FI813772 A FI 813772A FI 813772 A FI813772 A FI 813772A FI 73103 C FI73103 C FI 73103C
- Authority
- FI
- Finland
- Prior art keywords
- signal
- phase
- output
- reference signal
- check
- Prior art date
Links
- 230000000630 rising effect Effects 0.000 claims description 7
- 230000010363 phase shift Effects 0.000 claims description 5
- 239000003990 capacitor Substances 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 6
- 230000007935 neutral effect Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 230000005283 ground state Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
- H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
- H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE3044835 | 1980-11-28 | ||
| DE19803044835 DE3044835C2 (de) | 1980-11-28 | 1980-11-28 | Digitaler Phasendetektor |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| FI813772L FI813772L (fi) | 1982-05-29 |
| FI73103B FI73103B (fi) | 1987-04-30 |
| FI73103C true FI73103C (fi) | 1987-08-10 |
Family
ID=6117795
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FI813772A FI73103C (fi) | 1980-11-28 | 1981-11-25 | Digital fasdetektor. |
Country Status (6)
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3544675A1 (de) * | 1985-12-18 | 1987-06-25 | Philips Patentverwaltung | Schaltungsanordnung zur steuerung eines frequenzabhaengigen oszillators |
| JPH04250712A (ja) * | 1991-01-25 | 1992-09-07 | Toshiba Corp | 半導体集積回路 |
| US5340159A (en) * | 1991-07-12 | 1994-08-23 | The Standard Register Company | Varying tone security document |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3921095A (en) * | 1974-11-14 | 1975-11-18 | Hewlett Packard Co | Startable phase-locked loop oscillator |
| US4237423A (en) * | 1978-12-08 | 1980-12-02 | Rca Corporation | Digital phase detector |
| DE2856211A1 (de) * | 1978-12-27 | 1980-07-03 | Licentia Gmbh | Digitale phasenregelschaltung mit einer hilfsschaltung |
-
1980
- 1980-11-28 DE DE19803044835 patent/DE3044835C2/de not_active Expired
-
1981
- 1981-11-24 GR GR66609A patent/GR76352B/el unknown
- 1981-11-25 ES ES507433A patent/ES8300421A1/es not_active Expired
- 1981-11-25 FI FI813772A patent/FI73103C/fi not_active IP Right Cessation
- 1981-11-26 CH CH756181A patent/CH656758A5/de not_active IP Right Cessation
- 1981-11-27 JP JP56189406A patent/JPS57118445A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| ES507433A0 (es) | 1982-11-01 |
| ES8300421A1 (es) | 1982-11-01 |
| DE3044835A1 (de) | 1982-06-03 |
| JPS57118445A (en) | 1982-07-23 |
| DE3044835C2 (de) | 1986-04-03 |
| JPS6347163B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-09-20 |
| FI73103B (fi) | 1987-04-30 |
| FI813772L (fi) | 1982-05-29 |
| CH656758A5 (en) | 1986-07-15 |
| GR76352B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1984-08-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3532861B2 (ja) | Ｐｌｌ回路 | |
| KR0130949B1 (ko) | 휘도 및 색신호(yc) 분리 자동조정회로 | |
| EP0073220B1 (en) | Phase locked loop with improved lock-in | |
| CA2204089A1 (en) | Digital delay locked loop | |
| FI73103C (fi) | Digital fasdetektor. | |
| US4135166A (en) | Master timing generator | |
| GB1475532A (en) | Phase discrimination circuits | |
| EP0176703A1 (en) | Intermediate frequency signal processing circuit | |
| JP2806675B2 (ja) | 収束モード切り換え式ディジタルｐｌｌ装置 | |
| US3777181A (en) | Phase discatector | |
| FI97003B (fi) | Menetelmä vaihelukitun silmukan ohjaamiseksi sekä vaihelukittu silmukka | |
| EP0112599B1 (en) | Pulse corrector | |
| EP0938779B1 (en) | Method for performing phase comparison, and phase comparator | |
| JPH0379888B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| AU6365800A (en) | Compensation circuit for low phase offset for phase-locked loops | |
| JPH0441623Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS58133042A (ja) | Ｐｌｌ回路 | |
| SU1048428A1 (ru) | Устройство автоматического контрол фазовой автоподстройки частоты | |
| JPS60130922A (ja) | Ｐｌｌ回路 | |
| SU1138946A1 (ru) | Устройство синхронизации с фазовой автоподстройкой частоты | |
| JPH0447806A (ja) | 遅延調整回路 | |
| JPH0865152A (ja) | 位相同期ループ回路 | |
| JPH0326020A (ja) | 位相ロックループ回路 | |
| JPS5784624A (en) | Pll circuit | |
| HK94488A (en) | Phase locked loop with improved lock-in |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM | Patent lapsed |
Owner name: ALCATEL N.V. |