CA2062771A1 - Appareil et methode d'emulation de systemes de traitement d'informations - Google Patents

Appareil et methode d'emulation de systemes de traitement d'informations

Info

Publication number
CA2062771A1
CA2062771A1 CA2062771A CA2062771A CA2062771A1 CA 2062771 A1 CA2062771 A1 CA 2062771A1 CA 2062771 A CA2062771 A CA 2062771A CA 2062771 A CA2062771 A CA 2062771A CA 2062771 A1 CA2062771 A1 CA 2062771A1
Authority
CA
Canada
Prior art keywords
processor
access
predetermined address
bus
circuitry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2062771A
Other languages
English (en)
Other versions
CA2062771C (fr
Inventor
Stephen Morss
Boris Dreyfus
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Stephen Morss
Boris Dreyfus
Wang Laboratories, Inc.
Samsung Electronics Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stephen Morss, Boris Dreyfus, Wang Laboratories, Inc., Samsung Electronics Co., Ltd. filed Critical Stephen Morss
Publication of CA2062771A1 publication Critical patent/CA2062771A1/fr
Application granted granted Critical
Publication of CA2062771C publication Critical patent/CA2062771C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/105—Program control for peripheral devices where the programme performs an input/output emulation function

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

Ce système, à utiliser dans le cadre d'un système de traitement de l'information, se compose d'un bus du système (16) possédant un bus d'adresses du système (16a) et un bus de données du système, ainsi qu'au moins deux processeurs de données (12) et (14), couplés au bus du système, d'un dispositif d'émulation permettant au premier processeur d'exécuter, conjointement avec un autre processeur, un programme nécessitant l'accès à des emplacements d'adresses prédéterminées associées à un type spécifique de dispositif, plus particulièrement du type d'un dispositif I/O ne résidant pas en permanence en mémoire centrale. Le dispositif d'émulation comprend un ensemble de circuits (30) servant à détecter l'occurence de l'accès par le premier processeur à un emplacement d'adresse prédéterminée, un autre ensemble de circuits (SO) servant à arrêter le premier processeur avant l'achèvement d'un cycle d'accès et, enfin, un ensemble de circuits servant à prévenir le second processeur de l'arrêt du premier. Le dispositif comprend ensuite un ensemble de circuits (24a) destiné à indiquer au second processeur, une valeur de l'emplacement d'adresse prédéterminée à laquelle on a accédé et un type d'accès à l'emplacement d'adresse prédéterminée qui soit tel que le second processeur ait accès à un dispositif I/O du même type ou à un type correspondant de dispositif I/O. Le second processeur provoque le déblocage du premier processeur pour achever le cycle d'accès.
CA002062771A 1989-06-15 1990-03-28 Appareil et methode d'emulation de systemes de traitement d'informations Expired - Fee Related CA2062771C (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07/367,297 US5093776A (en) 1989-06-15 1989-06-15 Information processing system emulation apparatus and method
US367,297 1989-06-15
PCT/US1990/001642 WO1990016027A1 (fr) 1989-06-15 1990-03-28 Methode et appareil d'emulation pour un systeme de traitement de l'information

Publications (2)

Publication Number Publication Date
CA2062771A1 true CA2062771A1 (fr) 1990-12-16
CA2062771C CA2062771C (fr) 2000-05-16

Family

ID=23446604

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002062771A Expired - Fee Related CA2062771C (fr) 1989-06-15 1990-03-28 Appareil et methode d'emulation de systemes de traitement d'informations

Country Status (6)

Country Link
US (1) US5093776A (fr)
EP (1) EP0437550B1 (fr)
AU (1) AU640134B2 (fr)
CA (1) CA2062771C (fr)
DE (1) DE69031799T2 (fr)
WO (1) WO1990016027A1 (fr)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2590267B2 (ja) * 1989-06-30 1997-03-12 株式会社日立製作所 仮想計算機における表示制御方式
US5519873A (en) * 1990-08-31 1996-05-21 International Business Machines Corporation Apparatus for switching digital command execution between a general purpose microprocessor and dedicted execution logic
US5454092A (en) * 1991-02-04 1995-09-26 Motorola, Inc. Microcomputer having an improved internal address mapping apparatus
JP2839730B2 (ja) * 1991-02-25 1998-12-16 株式会社東芝 エミュレーション装置及び半導体装置
JPH05216712A (ja) * 1991-10-23 1993-08-27 Internatl Business Mach Corp <Ibm> コンピュータシステムおよびこのコンピュータシステム上で内観的タスクを遂行する方法並びにｉ／ｏプロセッサアセンブリ
BR9204660A (pt) * 1991-12-20 1993-06-22 Ibm Sistema de rede de computadores que engloba uma interface para sistemas de computadores pequenos(scsi)para dispositivos de scsi nao locais
US5522069A (en) * 1993-04-30 1996-05-28 Zenith Data Systems Corporation Symmetric multiprocessing system with unified environment and distributed system functions
US5687312A (en) * 1993-07-30 1997-11-11 Texas Instruments Incorporated Method and apparatus for processor emulation
US5526503A (en) * 1993-10-06 1996-06-11 Ast Research, Inc. Virtual addressing buffer circuit
US5867655A (en) * 1993-12-08 1999-02-02 Packard Bell Nec Method to store privileged data within the primary CPU memory space
US5742841A (en) * 1993-12-08 1998-04-21 Packard Bell Nec Alternate I/O port access to standard register set
US5970237A (en) * 1994-06-14 1999-10-19 Intel Corporation Device to assist software emulation of hardware functions
JP2734992B2 (ja) * 1994-07-25 1998-04-02 日本電気株式会社 情報処理装置
US6106565A (en) * 1997-02-27 2000-08-22 Advanced Micro Devices, Inc. System and method for hardware emulation of a digital circuit
US6873948B1 (en) 1998-05-21 2005-03-29 Lsi Logic Corporation Method and apparatus for emulating a device within a data processing system
US7464044B2 (en) * 1998-12-08 2008-12-09 International Business Machines Corporation Method and system for using emulation objects for developing point of sale
US6560573B1 (en) * 1999-07-30 2003-05-06 Emc Corporation Storage controller with hardware emulation controller for emulation between control processor and transfer circuitry compatible to different processor
DE20204651U1 (de) 2002-03-18 2003-08-07 Peeters Bernd Vorrichtung zum Schutz gegen unauthorisierte Benutzung von Software

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3938101A (en) * 1973-12-26 1976-02-10 International Business Machines Corporation Computer system with post execution I/O emulation
US3955180A (en) * 1974-01-02 1976-05-04 Honeywell Information Systems Inc. Table driven emulation system
US4031517A (en) * 1974-04-24 1977-06-21 Honeywell Information Systems, Inc. Emulation of target system interrupts through the use of counters
US4315321A (en) * 1978-06-16 1982-02-09 The Kardios Systems Corporation Method and apparatus for enhancing the capabilities of a computing system
US4313162A (en) * 1979-12-14 1982-01-26 Burroughs Corporation I/O Subsystem using data link processors
US4482948A (en) * 1980-12-29 1984-11-13 Gte Automatic Electric Labs Inc. Microprocessor bus interchange circuit
US4447876A (en) * 1981-07-30 1984-05-08 Tektronix, Inc. Emulator control sequencer
US4547849A (en) * 1981-12-09 1985-10-15 Glenn Louie Interface between a microprocessor and a coprocessor
US4484266A (en) * 1981-12-11 1984-11-20 The United States Of America As Represented By The Secretary Of The Navy Externally specified index peripheral simulation system
US4509122A (en) * 1982-11-18 1985-04-02 International Business Machines Corporation Method for controlling the file transfer capability of an interactive text processing system that is emulating a host processing system terminal
US4590556A (en) * 1983-01-17 1986-05-20 Tandy Corporation Co-processor combination
US4665501A (en) * 1983-09-30 1987-05-12 Esprit Systems, Inc. Workstation for local and remote data processing
NL8401886A (nl) * 1984-06-14 1986-01-02 Tno Warmtedistributie met buffersysteem.
US4727480A (en) * 1984-07-09 1988-02-23 Wang Laboratories, Inc. Emulation of a data processing system
US4675813A (en) * 1985-01-03 1987-06-23 Northern Telecom Limited Program assignable I/O addresses for a computer
US4638423A (en) * 1985-03-06 1987-01-20 Motorola, Inc. Emulating computer
US4707803A (en) * 1985-06-17 1987-11-17 International Business Machines Corporation Emulator for computer system input-output adapters
US4875186A (en) * 1986-02-28 1989-10-17 Prime Computer, Inc. Peripheral emulation apparatus
US4920481A (en) * 1986-04-28 1990-04-24 Xerox Corporation Emulation with display update trapping
CA1296807C (fr) * 1986-09-08 1992-03-03 Paul R. Culley Commande de debit pour ordinateur a debit de traitement fixe

Also Published As

Publication number Publication date
EP0437550A1 (fr) 1991-07-24
WO1990016027A1 (fr) 1990-12-27
DE69031799D1 (de) 1998-01-22
DE69031799T2 (de) 1998-07-09
AU640134B2 (en) 1993-08-19
AU5353390A (en) 1991-01-08
US5093776A (en) 1992-03-03
EP0437550B1 (fr) 1997-12-10
CA2062771C (fr) 2000-05-16

Similar Documents

Publication Publication Date Title
CA2062771A1 (fr) Appareil et methode d&#39;emulation de systemes de traitement d&#39;informations
JPS57164340A (en) Information processing method
ATE186787T1 (de) Fern-urladessystem und verfahren zum urladen eines computersystems
JPS6446135A (en) Central processor for digital computer
MY121544A (en) Execution of data processing instructions.
GB9319223D0 (en) Data processing reset
EP0264216A3 (fr) Adressage implicite d&#39;un domaine
JPS54107645A (en) Information processor
KR970703564A (ko) 분산 데이터 버퍼를 액세싱하기 위한 방법 및 장치(method and apparatus for accessing a distributed data buffer)
JPS5588157A (en) Multi-work station processing system
JPS53113446A (en) Information processor and its method
EP0297892A3 (fr) Dispositif et méthode pour commander des événements d&#39;interruptions asynchrones de programme dans un système de traitement de données
JPS57164343A (en) Check point save system
JPS55119750A (en) Processor providing test address function
JPS5657111A (en) Sequence controller
ES464591A1 (es) Un equipo de tratamiento de interrupcion en un sistema de tratamiento de datos de programas multiples.
JPS5563455A (en) Memory system
JPS5663652A (en) Information processing unit
EP0278263A3 (fr) Appareil de commande d&#39;accès direct de mémoire à bus multiple
EP0264215A3 (fr) Entrée rapide vers émulation
JPS556649A (en) Data processor with control program processing supervising function
JPS6421564A (en) Test system for multiprocessor system
JPS5477548A (en) Computer control unit
JPS5510659A (en) Data processor
JPS6419439A (en) Central processing unit

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed