CA2002361A1 - Memoires d'ordinateur et composantes de memoire d'ordinateur insensibles aux defaillances utilisant des dispositifs desactivables de correction et de detection des erreurs a deux niveaux - Google Patents

Memoires d'ordinateur et composantes de memoire d'ordinateur insensibles aux defaillances utilisant des dispositifs desactivables de correction et de detection des erreurs a deux niveaux

Info

Publication number
CA2002361A1
CA2002361A1 CA2002361A CA2002361A CA2002361A1 CA 2002361 A1 CA2002361 A1 CA 2002361A1 CA 2002361 A CA2002361 A CA 2002361A CA 2002361 A CA2002361 A CA 2002361A CA 2002361 A1 CA2002361 A1 CA 2002361A1
Authority
CA
Canada
Prior art keywords
error correction
level error
memory
detection
fault tolerant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2002361A
Other languages
English (en)
Other versions
CA2002361C (fr
Inventor
Robert M. Blake
Douglas C. Bossen
Chin L. Chen
John A. Fifield
Howard L. Kalter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2002361A1 publication Critical patent/CA2002361A1/fr
Application granted granted Critical
Publication of CA2002361C publication Critical patent/CA2002361C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • G06F11/1052—Bypassing or disabling error detection or correction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/16—Protection against loss of memory contents
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Hardware Redundancy (AREA)
CA002002361A 1989-03-10 1989-11-07 Memoires d'ordinateur et composantes de memoire d'ordinateur insensibles aux defaillances utilisant des dispositifs desactivables de correction et de detection des erreurs a deux niveaux Expired - Fee Related CA2002361C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US32182789A 1989-03-10 1989-03-10
US321,827 1989-03-10

Publications (2)

Publication Number Publication Date
CA2002361A1 true CA2002361A1 (fr) 1990-09-10
CA2002361C CA2002361C (fr) 1993-12-21

Family

ID=23252199

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002002361A Expired - Fee Related CA2002361C (fr) 1989-03-10 1989-11-07 Memoires d'ordinateur et composantes de memoire d'ordinateur insensibles aux defaillances utilisant des dispositifs desactivables de correction et de detection des erreurs a deux niveaux

Country Status (11)

Country Link
EP (1) EP0386461B1 (fr)
JP (1) JPH0743677B2 (fr)
KR (1) KR920010972B1 (fr)
CN (1) CN1017665B (fr)
AU (1) AU615373B2 (fr)
BR (1) BR9001126A (fr)
CA (1) CA2002361C (fr)
DE (1) DE69021413T2 (fr)
MY (1) MY106683A (fr)
NZ (1) NZ232466A (fr)
SG (1) SG46485A1 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NO315959B1 (no) * 2002-04-16 2003-11-17 Thin Film Electronics Asa Fremgangsmåter til lagring av data i et ikke-flyktig minne
JP4299558B2 (ja) * 2003-03-17 2009-07-22 株式会社ルネサステクノロジ 情報記憶装置および情報処理システム
TWI258661B (en) * 2004-03-30 2006-07-21 Infortrend Technology Inc Efficient media scan operations for storage systems
US7275202B2 (en) * 2004-04-07 2007-09-25 International Business Machines Corporation Method, system and program product for autonomous error recovery for memory devices
JP4117684B2 (ja) * 2004-12-20 2008-07-16 日本電気株式会社 フォルトトレラント・二重化コンピュータシステムとその制御方法
EP2256634A1 (fr) * 2009-05-27 2010-12-01 Robert Bosch Gmbh Dispositif de traitement de données et procédé de détection d'erreur et correction d'erreur
US9529672B2 (en) * 2014-09-25 2016-12-27 Everspin Technologies Inc. ECC word configuration for system-level ECC compatibility
US10169126B2 (en) * 2016-10-12 2019-01-01 Samsung Electronics Co., Ltd. Memory module, memory controller and systems responsive to memory chip read fail information and related methods of operation
KR20200092036A (ko) * 2019-01-24 2020-08-03 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4030067A (en) * 1975-12-29 1977-06-14 Honeywell Information Systems, Inc. Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes
JPS5294041A (en) * 1976-02-04 1977-08-08 Hitachi Ltd Error correction system
JPS56111197A (en) * 1980-02-01 1981-09-02 Fujitsu Ltd Two-bit error correction system
US4371930A (en) * 1980-06-03 1983-02-01 Burroughs Corporation Apparatus for detecting, correcting and logging single bit memory read errors
DE3482509D1 (de) * 1984-12-28 1990-07-19 Ibm Geraet zum korrigieren von fehlern in speichern.

Also Published As

Publication number Publication date
BR9001126A (pt) 1991-03-05
DE69021413D1 (de) 1995-09-14
KR920010972B1 (ko) 1992-12-26
KR900014998A (ko) 1990-10-25
CN1017665B (zh) 1992-07-29
EP0386461A3 (fr) 1991-10-23
CN1045471A (zh) 1990-09-19
MY106683A (en) 1995-07-31
CA2002361C (fr) 1993-12-21
EP0386461A2 (fr) 1990-09-12
JPH0743677B2 (ja) 1995-05-15
EP0386461B1 (fr) 1995-08-09
AU4939990A (en) 1990-09-13
NZ232466A (en) 1992-08-26
JPH02278355A (ja) 1990-11-14
SG46485A1 (en) 1998-02-20
DE69021413T2 (de) 1996-03-21
AU615373B2 (en) 1991-09-26

Similar Documents

Publication Publication Date Title
CA2002362A1 (fr) Memoires d'ordinateur et composantes de memoire d'ordinateur insensibles aux defaillances utilisant des dispositifs verrouillables de correction et de detection des erreurs a deuxniveaux
US5434868A (en) Fault tolerant memory
US3893071A (en) Multi level error correction system for high density memory
US5604755A (en) Memory system reset circuit
US4791641A (en) Parallel processor error checking
CA2117936A1 (fr) Circuit logique a fonction de detection des erreurs, methode de gestion de ressources redondantes et systeme insensible aux defaillances utilisant ce circuit
EP0504434A4 (fr)
CA2002361A1 (fr) Memoires d'ordinateur et composantes de memoire d'ordinateur insensibles aux defaillances utilisant des dispositifs desactivables de correction et de detection des erreurs a deux niveaux
US6532547B1 (en) Redundant peripheral device subsystem
KR20020020734A (ko) 컴퓨터 메모리 시스템에서의 멀티-비트 에러 보호를 위한시스템 및 방법
KR880000577B1 (ko) 메모리 시스템
CA2110310A1 (fr) Circuit moniteur a bus pour systeme de commutation
EP0503936B1 (fr) Système de commande d'un réseau de disques
US7478307B1 (en) Method for improving un-correctable errors in a computer system
EP0100825A3 (fr) Vraie correction d'erreur simple et système de détection d'erreur multiple
JPS5792498A (en) Error detecting circuit of read-only memory system
JPS5831020B2 (ja) マルチプロセツサ制御システム
JPS6043753A (ja) 故障検出回路
JPS57203299A (en) Storage device
JPH02192199A (ja) パッケージ誤実装防止方式
JPS5987700A (ja) マイクロコンピユ−タのメインメモリ
TH16513A (th) ระบบและส่วนประกอบของระบบความจำคอมพิวเตอร์ที่ใช้การแก้ไขและการตรวจสอบความผิดพลาดสองระดับที่สามารถทนต่อข้อบกพร่องได้ด้วยการใช้ลักษณะพิเศษของการปิดกั้น
JPS6149252A (ja) 半導体記憶装置のエラ−回復装置
JPS56148798A (en) Error detection system
JPH0760391B2 (ja) 誤り訂正機構

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed