CA1202597A - Reactive ion layers containing tantalum and silicon - Google Patents
Reactive ion layers containing tantalum and siliconInfo
- Publication number
- CA1202597A CA1202597A CA000401014A CA401014A CA1202597A CA 1202597 A CA1202597 A CA 1202597A CA 000401014 A CA000401014 A CA 000401014A CA 401014 A CA401014 A CA 401014A CA 1202597 A CA1202597 A CA 1202597A
- Authority
- CA
- Canada
- Prior art keywords
- tantalum
- layer
- polysilicon
- silicon
- patterned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H10P50/268—
-
- H10D64/01312—
Landscapes
- Drying Of Semiconductors (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US26643381A | 1981-05-22 | 1981-05-22 | |
| US266,433 | 1981-05-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1202597A true CA1202597A (en) | 1986-04-01 |
Family
ID=23014579
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000401014A Expired CA1202597A (en) | 1981-05-22 | 1982-04-15 | Reactive ion layers containing tantalum and silicon |
Country Status (8)
| Country | Link |
|---|---|
| JP (1) | JPS57198633A (OSRAM) |
| BE (1) | BE893251A (OSRAM) |
| CA (1) | CA1202597A (OSRAM) |
| DE (1) | DE3219284A1 (OSRAM) |
| FR (1) | FR2506519B1 (OSRAM) |
| GB (1) | GB2098931B (OSRAM) |
| IT (1) | IT1151209B (OSRAM) |
| NL (1) | NL8202103A (OSRAM) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3216823A1 (de) * | 1982-05-05 | 1983-11-10 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum herstellen von strukturen von aus metallsilizid und polysilizium bestehenden doppelschichten auf integrierte halbleiterschaltungen enthaltenden substraten durch reaktives ionenaetzen |
| US4414057A (en) * | 1982-12-03 | 1983-11-08 | Inmos Corporation | Anisotropic silicide etching process |
| DE3315719A1 (de) * | 1983-04-29 | 1984-10-31 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum herstellen von strukturen von aus metallsiliziden bzw. silizid-polysilizium bestehenden doppelschichten fuer integrierte halbleiterschaltungen durch reaktives ionenaetzen |
| US4528066A (en) * | 1984-07-06 | 1985-07-09 | Ibm Corporation | Selective anisotropic reactive ion etching process for polysilicide composite structures |
| NL8500771A (nl) * | 1985-03-18 | 1986-10-16 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting waarbij een op een laag siliciumoxide aanwezige dubbellaag - bestaande uit poly-si en een silicide - in een plasma wordt geetst. |
| WO1987000345A1 (en) * | 1985-06-28 | 1987-01-15 | American Telephone & Telegraph Company | Procedure for fabricating devices involving dry etching |
| DE4114741C2 (de) * | 1990-07-04 | 1998-11-12 | Mitsubishi Electric Corp | Verfahren zur Bildung einer Leiterbahn auf einem Halbleitersubstrat |
| US6177337B1 (en) * | 1998-01-06 | 2001-01-23 | International Business Machines Corporation | Method of reducing metal voids in semiconductor device interconnection |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5519873A (en) * | 1978-07-28 | 1980-02-12 | Mitsubishi Electric Corp | Forming method of metallic layer pattern for semiconductor |
-
1982
- 1982-04-15 CA CA000401014A patent/CA1202597A/en not_active Expired
- 1982-05-18 GB GB8214402A patent/GB2098931B/en not_active Expired
- 1982-05-18 FR FR828208669A patent/FR2506519B1/fr not_active Expired
- 1982-05-19 BE BE0/208144A patent/BE893251A/fr not_active IP Right Cessation
- 1982-05-20 JP JP57084147A patent/JPS57198633A/ja active Pending
- 1982-05-21 IT IT21430/82A patent/IT1151209B/it active
- 1982-05-21 NL NL8202103A patent/NL8202103A/nl not_active Application Discontinuation
- 1982-05-22 DE DE19823219284 patent/DE3219284A1/de active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| GB2098931A (en) | 1982-12-01 |
| IT8221430A0 (it) | 1982-05-21 |
| GB2098931B (en) | 1985-02-06 |
| FR2506519A1 (fr) | 1982-11-26 |
| JPS57198633A (en) | 1982-12-06 |
| DE3219284A1 (de) | 1982-12-16 |
| BE893251A (fr) | 1982-09-16 |
| IT1151209B (it) | 1986-12-17 |
| FR2506519B1 (fr) | 1985-07-26 |
| DE3219284C2 (OSRAM) | 1989-08-10 |
| NL8202103A (nl) | 1982-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4472237A (en) | Reactive ion etching of tantalum and silicon | |
| US6670278B2 (en) | Method of plasma etching of silicon carbide | |
| KR100592818B1 (ko) | 다이아몬드와 유사한 경도를 가지며 플라즈마 증착 방법에의해 제조되는 탄소 하드 마스크 층에 의한포토리소그래피 패터닝 방법 | |
| Moran et al. | High resolution, steep profile, resist patterns | |
| US6518192B2 (en) | Two etchant etch method | |
| US5624582A (en) | Optimization of dry etching through the control of helium backside pressure | |
| US6461976B1 (en) | Anisotropic etch method | |
| US5013398A (en) | Anisotropic etch method for a sandwich structure | |
| US4354896A (en) | Formation of submicron substrate element | |
| US5691246A (en) | In situ etch process for insulating and conductive materials | |
| US4333793A (en) | High-selectivity plasma-assisted etching of resist-masked layer | |
| US20030096506A1 (en) | Method of controlling striations and CD loss in contact oxide etch | |
| US5180464A (en) | Dry etching method | |
| US7125804B2 (en) | Etching methods and apparatus and substrate assemblies produced therewith | |
| US5167762A (en) | Anisotropic etch method | |
| CA1202597A (en) | Reactive ion layers containing tantalum and silicon | |
| US4937643A (en) | Devices having tantalum silicide structures | |
| US5271799A (en) | Anisotropic etch method | |
| US4407850A (en) | Profile control photoresist | |
| US4608118A (en) | Reactive sputter etching of metal silicide structures | |
| US6828250B1 (en) | Process for etching vias in organosilicate glass materials without causing RIE lag | |
| US5640038A (en) | Integrated circuit structure with self-planarized layers | |
| US4892635A (en) | Pattern transfer process utilizing multilevel resist structure for fabricating integrated-circuit devices | |
| JPH10177997A (ja) | Barcおよび窒化物のその場エッチングプロセス | |
| EP0251566B1 (en) | Process for fabricating integrated-circuit devices utilizing multilevel resist structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |