CA1131796A - Method for fabricating mos device with self-aligned contacts - Google Patents

Method for fabricating mos device with self-aligned contacts

Info

Publication number
CA1131796A
CA1131796A CA339,798A CA339798A CA1131796A CA 1131796 A CA1131796 A CA 1131796A CA 339798 A CA339798 A CA 339798A CA 1131796 A CA1131796 A CA 1131796A
Authority
CA
Canada
Prior art keywords
layer
source
drain regions
gate
areas
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA339,798A
Other languages
English (en)
French (fr)
Inventor
Tarsaim L. Batra
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
American Microsystems Holding Corp
Original Assignee
American Microsystems Holding Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Microsystems Holding Corp filed Critical American Microsystems Holding Corp
Application granted granted Critical
Publication of CA1131796A publication Critical patent/CA1131796A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
CA339,798A 1979-01-08 1979-11-14 Method for fabricating mos device with self-aligned contacts Expired CA1131796A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US184079A 1979-01-08 1979-01-08
US1,840 1979-01-08

Publications (1)

Publication Number Publication Date
CA1131796A true CA1131796A (en) 1982-09-14

Family

ID=21698078

Family Applications (1)

Application Number Title Priority Date Filing Date
CA339,798A Expired CA1131796A (en) 1979-01-08 1979-11-14 Method for fabricating mos device with self-aligned contacts

Country Status (7)

Country Link
JP (1) JPS5593271A (enrdf_load_html_response)
CA (1) CA1131796A (enrdf_load_html_response)
DE (1) DE3000121A1 (enrdf_load_html_response)
FR (1) FR2446011A1 (enrdf_load_html_response)
GB (1) GB2040564A (enrdf_load_html_response)
IT (1) IT8019078A0 (enrdf_load_html_response)
NL (1) NL7908534A (enrdf_load_html_response)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4506437A (en) * 1978-05-26 1985-03-26 Rockwell International Corporation Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
US4455737A (en) * 1978-05-26 1984-06-26 Rockwell International Corporation Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
US4409722A (en) * 1980-08-29 1983-10-18 International Business Machines Corporation Borderless diffusion contact process and structure
US4341009A (en) * 1980-12-05 1982-07-27 International Business Machines Corporation Method for making an electrical contact to a silicon substrate through a relatively thin layer of silicon dioxide on the surface of the substrate
JPS57113289A (en) * 1980-12-30 1982-07-14 Fujitsu Ltd Semiconductor device and its manufacture
US4517729A (en) * 1981-07-27 1985-05-21 American Microsystems, Incorporated Method for fabricating MOS device with self-aligned contacts
US4686000A (en) * 1985-04-02 1987-08-11 Heath Barbara A Self-aligned contact process
JPS63207171A (ja) * 1987-02-24 1988-08-26 Nippon Telegr & Teleph Corp <Ntt> 半導体メモリ装置及びその製造方法
US5159353A (en) * 1991-07-02 1992-10-27 Hewlett-Packard Company Thermal inkjet printhead structure and method for making the same
KR100377833B1 (ko) * 2001-06-19 2003-03-29 삼성전자주식회사 보더리스 콘택 구조를 갖는 반도체 장치 및 그 제조방법

Also Published As

Publication number Publication date
GB2040564A (en) 1980-08-28
DE3000121A1 (de) 1980-07-17
IT8019078A0 (it) 1980-01-08
FR2446011B3 (enrdf_load_html_response) 1981-11-06
NL7908534A (nl) 1980-07-10
JPS5593271A (en) 1980-07-15
FR2446011A1 (fr) 1980-08-01

Similar Documents

Publication Publication Date Title
US4466172A (en) Method for fabricating MOS device with self-aligned contacts
US4517729A (en) Method for fabricating MOS device with self-aligned contacts
US4994402A (en) Method of fabricating a coplanar, self-aligned contact structure in a semiconductor device
CA1085969A (en) Semiconductor devices and method of manufacturing the same
US4149307A (en) Process for fabricating insulated-gate field-effect transistors with self-aligned contacts
JP2886494B2 (ja) 集積回路チップの製造方法
JPH0722145B2 (ja) 半導体装置の製造方法
US6284648B1 (en) Semiconductor processing method of forming a buried contact
CA1131796A (en) Method for fabricating mos device with self-aligned contacts
EP0046857B1 (en) Method of making a borderless diffusion contact structure
US4499653A (en) Small dimension field effect transistor using phosphorous doped silicon glass reflow process
US4219925A (en) Method of manufacturing a device in a silicon wafer
US6316804B1 (en) Oxygen implant self-aligned, floating gate and isolation structure
JPH0415619B2 (enrdf_load_html_response)
CA1142270A (en) Self-alignment method of depositing semiconductor metallization
US5620911A (en) Method for fabricating a metal field effect transistor having a recessed gate
KR100273314B1 (ko) 반도체 장치 제조방법
KR0157119B1 (ko) 반도체 장치 및 그 제조방법
KR950013791B1 (ko) 매립 형태의 콘택 위에 게이트전극 형성방법
KR100390891B1 (ko) 고집적반도체소자의제조방법
KR0166032B1 (ko) 반도체 소자의 캐패시터 제조방법
KR20010008581A (ko) 반도체장치의 콘택 형성 방법
KR970002428B1 (ko) 반도체소자 제조방법
JPS6154661A (ja) 半導体装置の製造方法
JPH0582734A (ja) Ｍｏｓ半導体装置の製造方法

Legal Events

Date Code Title Description
MKEX Expiry