BR0115535A - Disposição de circuito integrado com proteção de análise e processo para produção da disposição - Google Patents

Disposição de circuito integrado com proteção de análise e processo para produção da disposição

Info

Publication number
BR0115535A
BR0115535A BR0115535-0A BR0115535A BR0115535A BR 0115535 A BR0115535 A BR 0115535A BR 0115535 A BR0115535 A BR 0115535A BR 0115535 A BR0115535 A BR 0115535A
Authority
BR
Brazil
Prior art keywords
interconnections
integrated circuit
array
analysis
production
Prior art date
Application number
BR0115535-0A
Other languages
English (en)
Inventor
Marcus Janke
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Publication of BR0115535A publication Critical patent/BR0115535A/pt

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/57—Protection from inspection, reverse engineering or tampering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G06K19/07309—Means for preventing undesired reading or writing from or onto record carriers
    • G06K19/07363—Means for preventing undesired reading or writing from or onto record carriers by preventing analysis of the circuit, e.g. dynamic or static power analysis or current analysis
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

"DISPOSIçãO DE CIRCUITO INTEGRADO COM PROTEçãO DE ANáLISE E PROCESSO PARA PRODUçãO DA DISPOSIçãO". Durante a criação de planos de ligação de módulos lógicos, as regiões (1), que são deixadas livres de interligações (20), por processos de síntese nos planos metálicos superiores (10 - 13), são enchidas a um grau máximo com interligações (30), que servem para a proteção do circuito integrado. Essas interligações, dependendo da disponibilidade dos componentes (T4), para acionamento ou avaliação, são organizadas como interligações sensoras (31 - 33) ou então como interligações sem conexões 34 apenas para confundir exploradores potenciais.
BR0115535-0A 2000-11-23 2001-11-08 Disposição de circuito integrado com proteção de análise e processo para produção da disposição BR0115535A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10058078A DE10058078C1 (de) 2000-11-23 2000-11-23 Integrierte Schaltungsanordnung mit Analysierschutz und Verfahren zur Herstellung der Anordnung
PCT/DE2001/004198 WO2002043147A1 (de) 2000-11-23 2001-11-08 Integrierte schaltungsanordnung mit analysierschutz und verfahren zur herstellung der anordnung

Publications (1)

Publication Number Publication Date
BR0115535A true BR0115535A (pt) 2004-02-03

Family

ID=7664330

Family Applications (1)

Application Number Title Priority Date Filing Date
BR0115535-0A BR0115535A (pt) 2000-11-23 2001-11-08 Disposição de circuito integrado com proteção de análise e processo para produção da disposição

Country Status (11)

Country Link
US (1) US7288786B2 (pt)
EP (1) EP1336201B1 (pt)
JP (1) JP2004514299A (pt)
KR (1) KR100515555B1 (pt)
CN (1) CN100359684C (pt)
BR (1) BR0115535A (pt)
DE (1) DE10058078C1 (pt)
MX (1) MXPA03004572A (pt)
RU (1) RU2263372C2 (pt)
UA (1) UA75379C2 (pt)
WO (1) WO2002043147A1 (pt)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10218096A1 (de) * 2002-04-23 2003-11-13 Infineon Technologies Ag Integrierte Schaltung
DE10223176B3 (de) * 2002-05-24 2004-01-22 Infineon Technologies Ag Integrierte Schaltung mit sicherheitskritischen Schaltungskomponenten
US7049667B2 (en) 2002-09-27 2006-05-23 Hrl Laboratories, Llc Conductive channel pseudo block process and circuit to inhibit reverse engineering
US6924552B2 (en) * 2002-10-21 2005-08-02 Hrl Laboratories, Llc Multilayered integrated circuit with extraneous conductive traces
DE10337256A1 (de) * 2002-11-21 2004-06-09 Giesecke & Devrient Gmbh Integrierte Schaltkreisanordnung und Verfahren zur Herstellung derselben
WO2004055868A2 (en) * 2002-12-13 2004-07-01 Hrl Laboratories, Llc Integrated circuit modification using well implants
JP2007528121A (ja) 2003-07-11 2007-10-04 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 機密性を要する半導体製品、特にスマートカード・チップ
DE102004023462B4 (de) * 2004-05-12 2006-06-08 Infineon Technologies Ag Verfahren zur Ausbildung von Leiterbahnstrukturen auf Halbleiterbauelementen
WO2005117115A1 (en) * 2004-05-28 2005-12-08 Koninklijke Philips Electronics N.V. Chips with useful lines and dummy lines
US7242063B1 (en) 2004-06-29 2007-07-10 Hrl Laboratories, Llc Symmetric non-intrusive and covert technique to render a transistor permanently non-operable
JP2006228910A (ja) * 2005-02-16 2006-08-31 Matsushita Electric Ind Co Ltd 半導体装置
DE102005042790B4 (de) * 2005-09-08 2010-11-18 Infineon Technologies Ag Integrierte Schaltungsanordnung und Verfahren zum Betrieb einer solchen
US8168487B2 (en) 2006-09-28 2012-05-01 Hrl Laboratories, Llc Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer
WO2008102282A2 (en) * 2007-02-20 2008-08-28 Nxp B.V. Semiconductor device with backside tamper protection
US8195995B2 (en) * 2008-07-02 2012-06-05 Infineon Technologies Ag Integrated circuit and method of protecting a circuit part of an integrated circuit
CN102184270A (zh) * 2010-11-24 2011-09-14 天津蓝海微科技有限公司 安全芯片的版图保护电路自动生成方法
FR2986632B1 (fr) 2012-02-06 2016-02-12 Altis Semiconductor Snc Protection d'un circuit integre contre des attaques invasives
US9627310B2 (en) * 2012-04-11 2017-04-18 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device with self-aligned interconnects
US8907497B2 (en) * 2012-04-27 2014-12-09 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device with self-aligned interconnects and blocking portions
US8779592B2 (en) 2012-05-01 2014-07-15 Taiwan Semiconductor Manufacturing Company, Ltd. Via-free interconnect structure with self-aligned metal line interconnections
GB201311834D0 (en) 2013-07-02 2013-08-14 Qinetiq Ltd Electronic hardware assembly
KR20150037167A (ko) * 2013-09-30 2015-04-08 에스케이하이닉스 주식회사 반도체 장치 및 이의 형성 방법
US11211342B1 (en) * 2020-07-21 2021-12-28 Taiwan Semiconductor Manufacturing Company Ltd. Multiplexer cell and semiconductor device having camouflage design, and method for forming multiplexer cell
WO2022161590A1 (en) 2021-01-26 2022-08-04 Tallinn University Of Technology Physical obfuscation of hardware through capacitive coupling

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2471051A1 (fr) * 1979-11-30 1981-06-12 Dassault Electronique Circuit integre a transistors mos protege contre l'analyse et carte comprenant un tel circuit
SU1251138A1 (ru) 1984-12-27 1986-08-15 Рижское Ордена Ленина Производственное Объединение "Вэф" Им.В.И.Ленина Идентификационна карта
US4933898A (en) * 1989-01-12 1990-06-12 General Instrument Corporation Secure integrated circuit chip with conductive shield
US5262353A (en) * 1992-02-03 1993-11-16 Motorola, Inc. Process for forming a structure which electrically shields conductors
US5883000A (en) * 1995-05-03 1999-03-16 Lsi Logic Corporation Circuit device interconnection by direct writing of patterns therein
AU6502896A (en) * 1995-07-20 1997-02-18 Dallas Semiconductor Corporation Single chip microprocessor, math co-processor, random number generator, real-time clock and ram having a one-wire interface
US5783846A (en) * 1995-09-22 1998-07-21 Hughes Electronics Corporation Digital circuit with transistor geometry and channel stops providing camouflage against reverse engineering
US5861652A (en) * 1996-03-28 1999-01-19 Symbios, Inc. Method and apparatus for protecting functions imbedded within an integrated circuit from reverse engineering
JP3960645B2 (ja) * 1996-12-27 2007-08-15 ローム株式会社 回路チップ搭載カードおよび回路チップモジュール
JPH10270562A (ja) * 1997-03-27 1998-10-09 Nippon Telegr & Teleph Corp <Ntt> 半導体集積回路
JP3638778B2 (ja) * 1997-03-31 2005-04-13 株式会社ルネサステクノロジ 半導体集積回路装置およびその製造方法
JP3682151B2 (ja) * 1997-06-27 2005-08-10 株式会社東芝 配線評価方法および配線評価装置
US6284627B1 (en) * 1997-09-19 2001-09-04 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for wiring semi-conductor components in order to prevent product piracy and manipulation, semi-conductors component made according to this method and use of said semi-conductor component in a chip card
US6014052A (en) * 1997-09-29 2000-01-11 Lsi Logic Corporation Implementation of serial fusible links
US6137318A (en) * 1997-12-09 2000-10-24 Oki Electric Industry Co., Ltd. Logic circuit having dummy MOS transistor
DE19810730A1 (de) * 1998-03-12 1999-09-16 Philips Patentverwaltung Microcontrollerschaltung
RU2151422C1 (ru) 1998-06-15 2000-06-20 Саратовский государственный университет им. Н.Г. Чернышевского Микроэлектронное устройство
DE59914529D1 (de) * 1998-08-18 2007-11-29 Infineon Technologies Ag Halbleiterchip mit oberflächenabdeckung
JP2000076140A (ja) 1998-09-02 2000-03-14 Nippon Telegr & Teleph Corp <Ntt> 半導体集積回路
WO2000019490A2 (en) * 1998-09-29 2000-04-06 Conexant Systems, Inc. Dummy fill cell for reducing layer-to-layer interaction
US6496119B1 (en) 1998-11-05 2002-12-17 Infineon Technologies Ag Protection circuit for an integrated circuit
EP1186039B1 (de) * 1999-05-03 2006-11-08 Infineon Technologies AG Verfahren und vorrichtung zur sicherung eines mehrdimensional aufgebauten chipstapels
JP2001196372A (ja) * 2000-01-13 2001-07-19 Mitsubishi Electric Corp 半導体装置
JP2001284357A (ja) 2000-03-30 2001-10-12 Sony Corp 半導体装置
JP2002118235A (ja) * 2000-10-10 2002-04-19 Mitsubishi Electric Corp 半導体装置、半導体製造方法、および半導体製造用マスク

Also Published As

Publication number Publication date
MXPA03004572A (es) 2004-05-05
WO2002043147A1 (de) 2002-05-30
CN1476635A (zh) 2004-02-18
EP1336201B1 (de) 2015-02-11
RU2263372C2 (ru) 2005-10-27
CN100359684C (zh) 2008-01-02
US20030205816A1 (en) 2003-11-06
UA75379C2 (en) 2006-04-17
US7288786B2 (en) 2007-10-30
KR100515555B1 (ko) 2005-09-16
JP2004514299A (ja) 2004-05-13
KR20040010564A (ko) 2004-01-31
EP1336201A1 (de) 2003-08-20
DE10058078C1 (de) 2002-04-11

Similar Documents

Publication Publication Date Title
BR0115535A (pt) Disposição de circuito integrado com proteção de análise e processo para produção da disposição
DE69935628D1 (de) Hybridmodul
ATE440329T1 (de) Mehrkanalmodule und bus-systeme
DE69839017D1 (de) Vorrichtung für medizinische handlungen durch fokusierten ultraschall hoher intensität
ATE468883T1 (de) Leitungsverbindungsmodul für eine modulare implantierbare medizinische vorrichtung
BR0200453A (pt) Processo para interconectar conjuntos ou um conjunto de ferramenta de poço em uma coluna de tubulação contìnua, sistema conector e aparelho sensor para interconexão em uma coluna tubular em um poço
NO994260D0 (no) Drivkraft-modul
DE59611245D1 (de) Leistungshalbleitermodul
DE69806658D1 (de) Vorrichtung für die Reformierung von Kraftstoffen
DE59911223D1 (de) Kurzschlussfestes IGBT modul
DE69931428D1 (de) Kabelbaumherstellungsverfahren
PT1064343E (pt) Processo de hidroconversao integrada com fluxo inverso de hidrogenio
BR9810762A (pt) Processo de realização em uma base de dados de uma mudança de esquema
WO2003083905A3 (en) Novel integrated circuit chip for bioassays_____________________
DE69915903D1 (de) Gehäuse für Halbleiterbauelemente und Halbleitermodul, das das Gehäuse verwendet
DE502004000340D1 (de) Airbagmodul mit Gehäuse für die Aufnahme mindestens eines Gasgenerators und mindestens eines Gassacks
DE69722041D1 (de) Schnittstellenmodul direkt verbunden mit dem sensor
DE60234905D1 (de) Modulare luftversorgung
DE29510335U1 (de) Elektronisches kombiniertes Logik-Leistungsmodul
DE50108776D1 (de) Fahrzeug-Dachmodul
BRPI0415285A (pt) derivados de aminoalcanol
DE59907219D1 (de) Airbagmodul mit mehrstufigem Gasgenerator
FR2833759B1 (fr) Module de generateurs electrochimiques
DE60201545D1 (de) Fahrerseitiges Luftsackmodul
IT1314237B1 (it) Procedimento di sintesi diretta di fosfuro di indio

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: CONFORME ARTIGO 10O DA RESOLUCAO 124/06, CABE SER ARQUIVADO REFERENTE AO NAO RECOLHIMENTO DA 8A, 9AE 10A ANUIDADES.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2144 DE 07/02/2012.