ATE64483T1 - Online-monitor. - Google Patents
Online-monitor.Info
- Publication number
- ATE64483T1 ATE64483T1 AT83108275T AT83108275T ATE64483T1 AT E64483 T1 ATE64483 T1 AT E64483T1 AT 83108275 T AT83108275 T AT 83108275T AT 83108275 T AT83108275 T AT 83108275T AT E64483 T1 ATE64483 T1 AT E64483T1
- Authority
- AT
- Austria
- Prior art keywords
- chip
- logic
- reconfiguration
- functions
- circuit chip
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318572—Input/Output interfaces
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318555—Control logic
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Control Of Motors That Do Not Use Commutators (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
- Selective Calling Equipment (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/437,775 US4488259A (en) | 1982-10-29 | 1982-10-29 | On chip monitor |
EP19830108275 EP0111053B1 (de) | 1982-10-29 | 1983-08-23 | Online-Monitor |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE64483T1 true ATE64483T1 (de) | 1991-06-15 |
Family
ID=23737827
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT83108275T ATE64483T1 (de) | 1982-10-29 | 1983-08-23 | Online-monitor. |
Country Status (7)
Country | Link |
---|---|
US (1) | US4488259A (de) |
EP (1) | EP0111053B1 (de) |
JP (1) | JPS5984539A (de) |
AT (1) | ATE64483T1 (de) |
CA (1) | CA1191558A (de) |
DE (1) | DE3382311D1 (de) |
ES (1) | ES526020A0 (de) |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3682305D1 (de) * | 1985-03-23 | 1991-12-12 | Int Computers Ltd | Integrierte digitale schaltungen. |
GB8518859D0 (en) * | 1985-07-25 | 1985-08-29 | Int Computers Ltd | Digital integrated circuits |
JPS62228177A (ja) * | 1986-03-29 | 1987-10-07 | Toshiba Corp | 半導体集積回路用許容入力電圧検査回路 |
NL192801C (nl) * | 1986-09-10 | 1998-02-03 | Philips Electronics Nv | Werkwijze voor het testen van een drager met meerdere digitaal-werkende geïntegreerde schakelingen, geïntegreerde schakeling geschikt voor het aanbrengen op een aldus te testen drager, en drager voorzien van meerdere van zulke geïntegreerde schakelingen. |
JPS63243890A (ja) * | 1987-03-31 | 1988-10-11 | Toshiba Corp | 半導体集積回路装置 |
DE3726570A1 (de) * | 1987-08-10 | 1989-02-23 | Siemens Ag | Verfahren und schaltungsanordnung fuer halbleiterbausteine mit in hochintegrierter schaltkreistechnik zusammengefassten logischen verknuepfungsschaltungen |
US4847839A (en) * | 1987-08-26 | 1989-07-11 | Honeywell Inc. | Digital registers with serial accessed mode control bit |
US5535331A (en) * | 1987-09-04 | 1996-07-09 | Texas Instruments Incorporated | Processor condition sensing circuits, systems and methods |
US4943966A (en) * | 1988-04-08 | 1990-07-24 | Wang Laboratories, Inc. | Memory diagnostic apparatus and method |
US6304987B1 (en) | 1995-06-07 | 2001-10-16 | Texas Instruments Incorporated | Integrated test circuit |
US4980889A (en) * | 1988-12-29 | 1990-12-25 | Deguise Wayne J | Multi-mode testing systems |
US5167020A (en) * | 1989-05-25 | 1992-11-24 | The Boeing Company | Serial data transmitter with dual buffers operating separately and having scan and self test modes |
JP3005250B2 (ja) | 1989-06-30 | 2000-01-31 | テキサス インスツルメンツ インコーポレイテツド | バスモニター集積回路 |
US6675333B1 (en) * | 1990-03-30 | 2004-01-06 | Texas Instruments Incorporated | Integrated circuit with serial I/O controller |
US5581564A (en) * | 1990-12-18 | 1996-12-03 | Integrated Device Technology, Inc. | Diagnostic circuit |
US5271019A (en) * | 1991-03-15 | 1993-12-14 | Amdahl Corporation | Scannable system with addressable scan reset groups |
US5872448A (en) * | 1991-06-18 | 1999-02-16 | Lightspeed Semiconductor Corporation | Integrated circuit architecture having an array of test cells providing full controlability for automatic circuit verification |
US5341380A (en) * | 1992-03-19 | 1994-08-23 | Nec Corporation | Large-scale integrated circuit device |
FR2693574B1 (fr) * | 1992-07-08 | 1994-09-09 | Sgs Thomson Microelectronics | Procédé pour tester le fonctionnement d'un circuit intégré spécialisé, et circuit intégré spécialisé s'y rapportant. |
US5517515A (en) * | 1994-08-17 | 1996-05-14 | International Business Machines Corporation | Multichip module with integrated test circuitry disposed within interposer substrate |
US5821773A (en) * | 1995-09-06 | 1998-10-13 | Altera Corporation | Look-up table based logic element with complete permutability of the inputs to the secondary signals |
US5969538A (en) | 1996-10-31 | 1999-10-19 | Texas Instruments Incorporated | Semiconductor wafer with interconnect between dies for testing and a process of testing |
US5869979A (en) * | 1996-04-05 | 1999-02-09 | Altera Corporation | Technique for preconditioning I/Os during reconfiguration |
US6314550B1 (en) | 1997-06-10 | 2001-11-06 | Altera Corporation | Cascaded programming with multiple-purpose pins |
US6691267B1 (en) | 1997-06-10 | 2004-02-10 | Altera Corporation | Technique to test an integrated circuit using fewer pins |
US6408413B1 (en) | 1998-02-18 | 2002-06-18 | Texas Instruments Incorporated | Hierarchical access of test access ports in embedded core integrated circuits |
US6405335B1 (en) | 1998-02-25 | 2002-06-11 | Texas Instruments Incorporated | Position independent testing of circuits |
US6184707B1 (en) | 1998-10-07 | 2001-02-06 | Altera Corporation | Look-up table based logic element with complete permutability of the inputs to the secondary signals |
US7058862B2 (en) | 2000-05-26 | 2006-06-06 | Texas Instruments Incorporated | Selecting different 1149.1 TAP domains from update-IR state |
US6728915B2 (en) | 2000-01-10 | 2004-04-27 | Texas Instruments Incorporated | IC with shared scan cells selectively connected in scan path |
US6769080B2 (en) | 2000-03-09 | 2004-07-27 | Texas Instruments Incorporated | Scan circuit low power adapter with counter |
US6961884B1 (en) | 2000-06-12 | 2005-11-01 | Altera Corporation | JTAG mirroring circuitry and methods |
US6803785B1 (en) | 2000-06-12 | 2004-10-12 | Altera Corporation | I/O circuitry shared between processor and programmable logic portions of an integrated circuit |
US7340596B1 (en) | 2000-06-12 | 2008-03-04 | Altera Corporation | Embedded processor with watchdog timer for programmable logic |
US7424658B1 (en) | 2002-07-01 | 2008-09-09 | Altera Corporation | Method and apparatus for testing integrated circuits |
DE102006038428A1 (de) * | 2006-08-17 | 2008-02-21 | Bayerische Motoren Werke Ag | Verfahren zur Programmierung eines Steuergerätes eines Kraftfahrzeugs |
US8589841B2 (en) * | 2012-04-05 | 2013-11-19 | International Business Machines Corporation | Automatic parity checking identification |
US11525172B1 (en) | 2021-12-01 | 2022-12-13 | L.E. Jones Company | Nickel-niobium intermetallic alloy useful for valve seat inserts |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3631402A (en) * | 1970-03-19 | 1971-12-28 | Ncr Co | Input and output circuitry |
US3614327A (en) * | 1970-10-05 | 1971-10-19 | Nasa | Data multiplexer using tree switching configuration |
SE358755B (de) * | 1972-06-09 | 1973-08-06 | Ericsson Telefon Ab L M | |
US3761695A (en) * | 1972-10-16 | 1973-09-25 | Ibm | Method of level sensitive testing a functional logic system |
US3935476A (en) * | 1974-12-13 | 1976-01-27 | Mostek Corporation | Combination output/input logic for integrated circuit |
US4071902A (en) * | 1976-06-30 | 1978-01-31 | International Business Machines Corporation | Reduced overhead for clock testing in a level system scan design (LSSD) system |
DE2842750A1 (de) * | 1978-09-30 | 1980-04-10 | Ibm Deutschland | Verfahren und anordnung zur pruefung von durch monolithisch integrierten halbleiterschaltungen dargestellten sequentiellen schaltungen |
GB2030807B (en) * | 1978-10-02 | 1982-11-10 | Ibm | Latch circuit |
US4293919A (en) * | 1979-08-13 | 1981-10-06 | International Business Machines Corporation | Level sensitive scan design (LSSD) system |
US4312066A (en) * | 1979-12-28 | 1982-01-19 | International Business Machines Corporation | Diagnostic/debug machine architecture |
DE3030299A1 (de) * | 1980-08-09 | 1982-04-08 | Ibm Deutschland Gmbh, 7000 Stuttgart | Schieberegister fuer pruef- und test-zwecke |
US4441075A (en) * | 1981-07-02 | 1984-04-03 | International Business Machines Corporation | Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection |
-
1982
- 1982-10-29 US US06/437,775 patent/US4488259A/en not_active Expired - Lifetime
-
1983
- 1983-08-23 EP EP19830108275 patent/EP0111053B1/de not_active Expired - Lifetime
- 1983-08-23 AT AT83108275T patent/ATE64483T1/de active
- 1983-08-23 DE DE8383108275T patent/DE3382311D1/de not_active Expired - Fee Related
- 1983-08-24 CA CA000435243A patent/CA1191558A/en not_active Expired
- 1983-09-28 ES ES526020A patent/ES526020A0/es active Granted
- 1983-09-30 JP JP58180867A patent/JPS5984539A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
US4488259A (en) | 1984-12-11 |
JPH0260145B2 (de) | 1990-12-14 |
EP0111053B1 (de) | 1991-06-12 |
ES8501936A1 (es) | 1984-12-01 |
CA1191558A (en) | 1985-08-06 |
DE3382311D1 (en) | 1991-07-18 |
EP0111053A2 (de) | 1984-06-20 |
JPS5984539A (ja) | 1984-05-16 |
ES526020A0 (es) | 1984-12-01 |
EP0111053A3 (en) | 1987-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE64483T1 (de) | Online-monitor. | |
DK25186A (da) | Kredsloebsarrangement til anvendelse i et integreret kredsloeb | |
GB2085171B (en) | Lsi chip logic testing system resident on an lsi chip | |
JPS5797641A (en) | Integrated circuit chip capable of inspecting buried memory array | |
DE3274300D1 (en) | Logic circuit interconnect fault detection system | |
EP0403061A3 (de) | SBC unter Verwendung programmierbarer logischer Einrichtungen und dessen Benutzung zur automatisierten Ausführung und zum Test logischer Schaltungen | |
JPS5483341A (en) | Digital integrated circuit | |
EP0330841A3 (de) | Logikschaltung mit einer Prüffunktion | |
JPS56137584A (en) | Semiconductor storage device | |
GB2312048B (en) | Integrated circuit testing | |
KR910019236A (ko) | 반도체장치 | |
ES8609738A1 (es) | Una instalacion para comprobar circuitos electronicos fun- cionales | |
JP2594541B2 (ja) | 半導体集積回路 | |
JPS577136A (en) | Inspection of semiconductor device | |
JPS5515559A (en) | Test input circuit of microcomputer | |
KR910001967A (ko) | 웨이퍼 스케일 집적장치 | |
JPS5570754A (en) | Large scale integrated circuit element | |
JPS5549760A (en) | Information processing unit diagnostic system | |
JPS55153049A (en) | Information processor | |
JPS60192343A (ja) | 半導体集積回路 | |
JPH02285657A (ja) | ゲートアレー半導体集積回路装置 | |
JPS5611369A (en) | Diagnostic system of lsi | |
JPS6472083A (en) | Soft imbedded type tester for vlsi circuit | |
JPS59188929A (ja) | 半導体集積回路装置 | |
JPS5549758A (en) | Information processing unit diagnostic system |