ATE451693T1 - Testverfahren für aktiven folge- und halte- leseverstärker (komparator) in einem einmal programmierbaren salizidierten poly- schmelzsicherungsarray - Google Patents

Testverfahren für aktiven folge- und halte- leseverstärker (komparator) in einem einmal programmierbaren salizidierten poly- schmelzsicherungsarray

Info

Publication number
ATE451693T1
ATE451693T1 AT02727986T AT02727986T ATE451693T1 AT E451693 T1 ATE451693 T1 AT E451693T1 AT 02727986 T AT02727986 T AT 02727986T AT 02727986 T AT02727986 T AT 02727986T AT E451693 T1 ATE451693 T1 AT E451693T1
Authority
AT
Austria
Prior art keywords
comparator
time programmable
salidized
testing procedure
fuse array
Prior art date
Application number
AT02727986T
Other languages
English (en)
Inventor
Elie Khoury
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE451693T1 publication Critical patent/ATE451693T1/de

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Electronic Switches (AREA)
AT02727986T 2001-06-20 2002-06-17 Testverfahren für aktiven folge- und halte- leseverstärker (komparator) in einem einmal programmierbaren salizidierten poly- schmelzsicherungsarray ATE451693T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/884,148 US6608498B2 (en) 2001-06-20 2001-06-20 Method for characterizing an active track and latch sense-amp (comparator) in a one time programmable (OTP) salicided poly fuse array
PCT/IB2002/002313 WO2002103705A1 (en) 2001-06-20 2002-06-17 Method for characterizing an active track and latch sense-amp (comparator) in a one time programmable (otp) salicided poly fuse array

Publications (1)

Publication Number Publication Date
ATE451693T1 true ATE451693T1 (de) 2009-12-15

Family

ID=25384056

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02727986T ATE451693T1 (de) 2001-06-20 2002-06-17 Testverfahren für aktiven folge- und halte- leseverstärker (komparator) in einem einmal programmierbaren salizidierten poly- schmelzsicherungsarray

Country Status (7)

Country Link
US (1) US6608498B2 (de)
EP (1) EP1402537B1 (de)
JP (1) JP2004521440A (de)
CN (1) CN100353462C (de)
AT (1) ATE451693T1 (de)
DE (1) DE60234693D1 (de)
WO (1) WO2002103705A1 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6704236B2 (en) * 2002-01-03 2004-03-09 Broadcom Corporation Method and apparatus for verification of a gate oxide fuse element
JP2004302845A (ja) * 2003-03-31 2004-10-28 Canon Inc 不正アクセス防止方法
US7136322B2 (en) * 2004-08-05 2006-11-14 Analog Devices, Inc. Programmable semi-fusible link read only memory and method of margin testing same
JP2008515292A (ja) * 2004-09-24 2008-05-08 サイプレス セミコンダクター コーポレイション ワンタイムプログラマブルラッチおよび方法
US7142456B2 (en) * 2004-10-08 2006-11-28 Lexmark International Distributed programmed memory cells used as memory reference currents
US8072834B2 (en) 2005-08-25 2011-12-06 Cypress Semiconductor Corporation Line driver circuit and method with standby mode of operation
JP2007158104A (ja) * 2005-12-06 2007-06-21 Nec Electronics Corp ヒューズ回路を有する半導体集積回路及びその製造方法
US7369452B2 (en) * 2006-04-07 2008-05-06 Freescale Semiconductor, Inc. Programmable cell
EP1906413A1 (de) * 2006-09-29 2008-04-02 Koninklijke Philips Electronics N.V. Sichere Vorrichtung für nichtflüchtige Speicher und Verfahren zum Schutz der darin enthaltenen Daten
US7821859B1 (en) 2006-10-24 2010-10-26 Cypress Semiconductor Corporation Adaptive current sense amplifier with direct array access capability
TW200828224A (en) * 2006-12-29 2008-07-01 Innolux Display Corp Liquid crystal display
JP5571303B2 (ja) * 2008-10-31 2014-08-13 ピーエスフォー ルクスコ エスエイアールエル 半導体装置
US10218467B2 (en) 2009-12-23 2019-02-26 Pismo Labs Technology Limited Methods and systems for managing error correction mode
US9787501B2 (en) 2009-12-23 2017-10-10 Pismo Labs Technology Limited Methods and systems for transmitting packets through aggregated end-to-end connection
JP2012069181A (ja) * 2010-09-21 2012-04-05 Toshiba Corp 半導体記憶装置
CN102005249B (zh) * 2010-12-14 2014-05-14 苏州华芯微电子股份有限公司 一种otp eprom读取电路
US8847350B2 (en) * 2012-08-30 2014-09-30 Taiwan Semiconductor Manufacturing Company, Ltd. Metal-via fuse
US10043564B2 (en) 2014-12-10 2018-08-07 Toshiba Memory Corporation Semiconductor memory device and method of controlling semiconductor memory device
US9502106B2 (en) 2014-12-10 2016-11-22 Kabushiki Kaisha Toshiba Semiconductor memory device and method of controlling semiconductor memory device
CN107607133B (zh) * 2017-10-19 2023-10-31 浙江沃德尔科技集团股份有限公司 一种高精度霍尔传感装置及其封装编程方法
KR102520496B1 (ko) 2019-01-03 2023-04-11 삼성전자주식회사 오티피 메모리 장치 및 오피 메모리 장치의 테스트 방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2129585B (en) * 1982-10-29 1986-03-05 Inmos Ltd Memory system including a faulty rom array
JPH0376407A (ja) * 1989-08-18 1991-04-02 Fujitsu Ltd 演算増幅器
US5623440A (en) * 1993-10-15 1997-04-22 Solidas Corporation Multiple-bit random access memory cell
US5923601A (en) * 1996-09-30 1999-07-13 Advanced Micro Devices, Inc. Memory array sense amplifier test and characterization
US6067263A (en) 1999-04-07 2000-05-23 Stmicroelectronics, Inc. Dynamic random access memory circuit having a testing system and method to determine the sensitivity of a sense amplifier
JP2000340656A (ja) * 1999-05-28 2000-12-08 Fujitsu Ltd トリミング回路
US6208549B1 (en) * 2000-02-24 2001-03-27 Xilinx, Inc. One-time programmable poly-fuse circuit for implementing non-volatile functions in a standard sub 0.35 micron CMOS
US6356496B1 (en) * 2000-07-07 2002-03-12 Lucent Technologies Inc. Resistor fuse

Also Published As

Publication number Publication date
EP1402537B1 (de) 2009-12-09
JP2004521440A (ja) 2004-07-15
US20030011379A1 (en) 2003-01-16
WO2002103705A1 (en) 2002-12-27
CN1518743A (zh) 2004-08-04
CN100353462C (zh) 2007-12-05
DE60234693D1 (de) 2010-01-21
US6608498B2 (en) 2003-08-19
EP1402537A1 (de) 2004-03-31

Similar Documents

Publication Publication Date Title
ATE451693T1 (de) Testverfahren für aktiven folge- und halte- leseverstärker (komparator) in einem einmal programmierbaren salizidierten poly- schmelzsicherungsarray
AU1678697A (en) Assembly and method for testing integrated circuit devices
CN101297209B (zh) 具有测试电路的模拟ic和用于这种ic的测试方法
ATE209821T1 (de) Hochgeschwindigkeitsprüfsystem für speichereinrichtung
TW200615944A (en) Memory hub tester interface and method for use thereof
WO2002014883A3 (en) Analog signal testing circuit and -method
TW368657B (en) Integrated circuit memory device having built-in self test circuit with monitor and tester modes
DE3888301D1 (de) Digitalschaltungsprüfgerät.
WO2008008952A3 (en) High-speed signal testing system having oscilloscope functionality
JP2776549B2 (ja) 半導体集積回路
KR910001744A (ko) 반도체 기억장치
US6851079B1 (en) Jtag test access port controller used to control input/output pad functionality
KR100339502B1 (ko) 다수개의 데이터 라인을 구분되게 테스트하는 통합 데이터 라인 테스트 회로 및 이를 이용하는 테스트 방법
JPH04208880A (ja) 半導体装置
KR100420241B1 (ko) 이미지 센서용 반도체 칩 테스트 방법 및 그 장치
JPS5727041A (en) Large-scale integrated circuit having testing function
JP2827233B2 (ja) 半導体試験装置
JP2000030488A (ja) ボ―ドを用いたモジュ―ルのテスト用バ―ンインシステム回路装置
KR100762872B1 (ko) 반도체 메모리 장치 및 그 테스트 방법
JPH0254179A (ja) スイッチマトリクス回路の検査装置
JPS6428835A (en) Method for testing function of ic chip
JPH05196699A (ja) 半導体集積回路
JPH03116849A (ja) 半導体装置の試験方法および装置
DE69807783D1 (de) Festwertspeicher-Prüfungschaltung
JPH02118476A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties