GB2129585B - Memory system including a faulty rom array - Google Patents

Memory system including a faulty rom array

Info

Publication number
GB2129585B
GB2129585B GB8231055A GB8231055A GB2129585B GB 2129585 B GB2129585 B GB 2129585B GB 8231055 A GB8231055 A GB 8231055A GB 8231055 A GB8231055 A GB 8231055A GB 2129585 B GB2129585 B GB 2129585B
Authority
GB
United Kingdom
Prior art keywords
row
rom array
address
defective
spare
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB8231055A
Other versions
GB2129585A (en
Inventor
Christopher Paul Hulme Walker
Peter Jeremy Wilson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inmos Ltd
Original Assignee
Inmos Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inmos Ltd filed Critical Inmos Ltd
Priority to GB8231055A priority Critical patent/GB2129585B/en
Publication of GB2129585A publication Critical patent/GB2129585A/en
Application granted granted Critical
Publication of GB2129585B publication Critical patent/GB2129585B/en
Application status is Expired legal-status Critical

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/78Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/816Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout for an application-specific layout
    • G11C29/822Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout for an application-specific layout for read only memories
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/78Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage

Abstract

The individual rows of a ROM array are accessed by a row decoder/driver in response to the arrival of the address of the individual row on the address lines. A plurality of programmable switches store the address of a row of ROM array found to contain one or more defects. If the incoming address is that of the defective row each of a plurality of comparators connected to both an address line and the associated switch outputs a coincidence signal to an AND gate. The output of the AND gate accesses a spare row of RAM which thus replaces the defective row of the ROM array. Access to the spare row is automatic upon receipt of the address of the defective row. Each column of the ROM array contains a check bit computed from the remaining contents of the respective column, and the data to be stored in the spare row is generated from the remaining contents of the ROM array. At initialization, the generated data which should have been stored in the defective row is written into the spare row.
GB8231055A 1982-10-29 1982-10-29 Memory system including a faulty rom array Expired GB2129585B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB8231055A GB2129585B (en) 1982-10-29 1982-10-29 Memory system including a faulty rom array

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB8231055A GB2129585B (en) 1982-10-29 1982-10-29 Memory system including a faulty rom array
US06/545,082 US4601031A (en) 1982-10-29 1983-10-24 Repairable ROM array
JP20358883A JPH0222478B2 (en) 1982-10-29 1983-10-29

Publications (2)

Publication Number Publication Date
GB2129585A GB2129585A (en) 1984-05-16
GB2129585B true GB2129585B (en) 1986-03-05

Family

ID=10533945

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8231055A Expired GB2129585B (en) 1982-10-29 1982-10-29 Memory system including a faulty rom array

Country Status (3)

Country Link
US (1) US4601031A (en)
JP (1) JPH0222478B2 (en)
GB (1) GB2129585B (en)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0466079B2 (en) * 1984-08-14 1992-10-22 Fujitsu Ltd
JPS6177946A (en) * 1984-09-26 1986-04-21 Hitachi Ltd Semiconductor memory
JPH0611072B2 (en) * 1985-08-21 1994-02-09 三菱電機株式会社 The semiconductor nonvolatile memory device
JPS6245060A (en) * 1985-08-21 1987-02-27 Mitsubishi Electric Corp Semiconductor non-volatile memory device
US4722084A (en) * 1985-10-02 1988-01-26 Itt Corporation Array reconfiguration apparatus and methods particularly adapted for use with very large scale integrated circuits
DE68928112T2 (en) * 1988-03-18 1997-11-20 Toshiba Kawasaki Kk Mask rom with spare memory cells
GB8901932D0 (en) * 1989-01-28 1989-03-15 Int Computers Ltd Data processing system
JPH02201800A (en) * 1989-01-31 1990-08-09 Fujitsu Ltd Semiconductor storage device
JP2594638B2 (en) * 1989-02-09 1997-03-26 富士通株式会社 A semiconductor memory device
JPH02210698A (en) * 1989-02-10 1990-08-22 Fujitsu Ltd Semiconductor memory device
JPH0793380B2 (en) * 1989-03-10 1995-10-09 富士通株式会社 Semiconductor device
US7190617B1 (en) 1989-04-13 2007-03-13 Sandisk Corporation Flash EEprom system
US5535328A (en) * 1989-04-13 1996-07-09 Sandisk Corporation Non-volatile memory system card with flash erasable sectors of EEprom cells including a mechanism for substituting defective cells
DE69033438D1 (en) * 1989-04-13 2000-03-02 Sandisk Corp Replacement of faulty memory cells of a EEprommatritze
US7447069B1 (en) 1989-04-13 2008-11-04 Sandisk Corporation Flash EEprom system
GB8912866D0 (en) * 1989-06-05 1989-07-26 Code Masters Softwara Interfacing device for a computer games system
JP2838425B2 (en) * 1990-01-08 1998-12-16 三菱電機株式会社 A semiconductor memory device
US5233614A (en) * 1991-01-07 1993-08-03 International Business Machines Corporation Fault mapping apparatus for memory
EP0514664A3 (en) * 1991-05-20 1993-05-26 International Business Machines Corporation Dynamic random access memory with a redundancy decoder
US5941775A (en) * 1994-10-14 1999-08-24 Sega Of America, Inc. Data processing system, method thereof and memory cassette
US6411546B1 (en) 1997-03-31 2002-06-25 Lexar Media, Inc. Nonvolatile memory using flexible erasing methods and method and system for using same
US6757800B1 (en) 1995-07-31 2004-06-29 Lexar Media, Inc. Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
US6801979B1 (en) 1995-07-31 2004-10-05 Lexar Media, Inc. Method and apparatus for memory control circuit
US6728851B1 (en) 1995-07-31 2004-04-27 Lexar Media, Inc. Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
US6081878A (en) 1997-03-31 2000-06-27 Lexar Media, Inc. Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
DE19622275A1 (en) * 1996-06-03 1997-12-04 Siemens Ag Redundancy concept for integrated memory ROM memory cells
TW400469B (en) * 1997-07-08 2000-08-01 Winbond Electronics Corp Device capable of fixing programs in embedded microprocessor
EP0923029A1 (en) * 1997-12-03 1999-06-16 Motorola, Inc. Redundant memory, data processor using same, and method therefor
WO2000030116A1 (en) 1998-11-17 2000-05-25 Lexar Media, Inc. Method and apparatus for memory control circuit
US6122216A (en) * 1998-12-09 2000-09-19 Compaq Computer Corporation Single package dual memory device
US20080039873A1 (en) 2004-03-09 2008-02-14 Marctec, Llc. Method and device for securing body tissue
US6368343B1 (en) 2000-03-13 2002-04-09 Peter M. Bonutti Method of using ultrasonic vibration to secure body tissue
US9138222B2 (en) 2000-03-13 2015-09-22 P Tech, Llc Method and device for securing body tissue
DE10055096A1 (en) * 2000-11-07 2002-05-16 Infineon Technologies Ag Memory management of semiconductor type memory in which the advantages or ROM, i.e. high speed access, are combined with the flexibility of RAM where necessary
GB2370380B (en) 2000-12-19 2003-12-31 Picochip Designs Ltd Processor architecture
US6608498B2 (en) * 2001-06-20 2003-08-19 Koninklijke Philips Electronics N.V. Method for characterizing an active track and latch sense-amp (comparator) in a one time programmable (OTP) salicided poly fuse array
GB2391083B (en) * 2002-07-19 2006-03-01 Picochip Designs Ltd Processor array
KR100504114B1 (en) * 2002-08-23 2005-07-27 삼성전자주식회사 Rom memory device having repair function for defective cell and method for reparing the defective cell
JP4196743B2 (en) * 2003-06-12 2008-12-17 沖電気工業株式会社 A semiconductor memory device
JP4062247B2 (en) * 2003-12-11 2008-03-19 ソニー株式会社 A semiconductor memory device
KR101165027B1 (en) * 2004-06-30 2012-07-13 삼성전자주식회사 Redundancy program circuit in semiconductor memory device
EP1646052A1 (en) * 2004-10-07 2006-04-12 Infineon Technologies AG A memory circuit with flexible bitline- and/or wordline-related defect memory cell substitution
US20070038805A1 (en) * 2005-08-09 2007-02-15 Texas Instruments Incorporated High granularity redundancy for ferroelectric memories
GB2454865B (en) * 2007-11-05 2012-06-13 Picochip Designs Ltd Power control
GB2466661B (en) * 2009-01-05 2014-11-26 Intel Corp Rake receiver
GB2470037B (en) 2009-05-07 2013-07-10 Picochip Designs Ltd Methods and devices for reducing interference in an uplink
GB2470891B (en) 2009-06-05 2013-11-27 Picochip Designs Ltd A method and device in a communication network
GB2470771B (en) 2009-06-05 2012-07-18 Picochip Designs Ltd A method and device in a communication network
GB2474071B (en) 2009-10-05 2013-08-07 Picochip Designs Ltd Femtocell base station
GB2482869B (en) 2010-08-16 2013-11-06 Picochip Designs Ltd Femtocell access control
GB2489919B (en) 2011-04-05 2018-02-14 Intel Corp Filter
GB2491098B (en) 2011-05-16 2015-05-20 Intel Corp Accessing a base station

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3222653A (en) * 1961-09-18 1965-12-07 Ibm Memory system for using a memory despite the presence of defective bits therein
US3633175A (en) * 1969-05-15 1972-01-04 Honeywell Inc Defect-tolerant digital memory system
FR2109452A5 (en) * 1970-10-16 1972-05-26 Honeywell Bull Soc Ind
US3753244A (en) * 1971-08-18 1973-08-14 Ibm Yield enhancement redundancy technique
US3755791A (en) * 1972-06-01 1973-08-28 Ibm Memory system with temporary or permanent substitution of cells for defective cells
US3845476A (en) * 1972-12-29 1974-10-29 Ibm Monolithic memory using partially defective chips
US3898443A (en) * 1973-10-29 1975-08-05 Bell Telephone Labor Inc Memory fault correction system
FR2256705A5 (en) * 1973-12-27 1975-07-25 Cii
US4150428A (en) * 1974-11-18 1979-04-17 Northern Electric Company Limited Method for providing a substitute memory in a data processing system
DE2629893A1 (en) * 1975-07-03 1977-01-20 Texas Instruments Inc Zellenadressierbare matrix
US4047163A (en) * 1975-07-03 1977-09-06 Texas Instruments Incorporated Fault-tolerant cell addressable array
US4028683A (en) * 1975-10-16 1977-06-07 Bell Telephone Laboratories, Incorporated Memory patching circuit with counter
US4028684A (en) * 1975-10-16 1977-06-07 Bell Telephone Laboratories, Incorporated Memory patching circuit with repatching capability
US4254477A (en) * 1978-10-25 1981-03-03 Mcdonnell Douglas Corporation Reconfigurable memory circuit
US4346459A (en) * 1980-06-30 1982-08-24 Inmos Corporation Redundancy scheme for an MOS memory
US4389715A (en) * 1980-10-06 1983-06-21 Inmos Corporation Redundancy scheme for a dynamic RAM
US4376300A (en) * 1981-01-02 1983-03-08 Intel Corporation Memory system employing mostly good memories
US4460999A (en) * 1981-07-15 1984-07-17 Pacific Western Systems, Inc. Memory tester having memory repair analysis under pattern generator control
US4456995A (en) * 1981-12-18 1984-06-26 International Business Machines Corporation Apparatus for high speed fault mapping of large memories
US4450559A (en) * 1981-12-24 1984-05-22 International Business Machines Corporation Memory system with selective assignment of spare locations
US4459685A (en) * 1982-03-03 1984-07-10 Inmos Corporation Redundancy system for high speed, wide-word semiconductor memories

Also Published As

Publication number Publication date
US4601031A (en) 1986-07-15
GB2129585A (en) 1984-05-16
JPH0222478B2 (en) 1990-05-18
JPS59188964A (en) 1984-10-26

Similar Documents

Publication Publication Date Title
US5416740A (en) Semiconductor memory device including redundant memory cell array for repairing defect
EP0076629B1 (en) Reconfigureable memory system
US4601031A (en) Repairable ROM array
US4047163A (en) Fault-tolerant cell addressable array
US5717901A (en) Variable depth and width memory device
KR910002965B1 (en) Semiconductor memory device with switching for redunduant cells
US3588830A (en) System for using a memory having irremediable bad bits
CA1268549A (en) Column redundancy for two port random access memory
US3681757A (en) System for utilizing data storage chips which contain operating and non-operating storage cells
DE3176222D1 (en) Redundancy scheme for a dynamic ram
US20010000690A1 (en) Semiconductor device with flexible redundancy system
US4376300A (en) Memory system employing mostly good memories
US5491664A (en) Flexibilitiy for column redundancy in a divided array architecture
KR930011107B1 (en) Device for informing bad memory cell in a semiconductor memory devices
TW382709B (en) Semiconductor memory capable of converting bad blocks
KR890004457B1 (en) Semiconductor memory device
EP0313040B1 (en) Erasable programmable read only memory device
US4601019B1 (en) Memory with redundancy
US4954988A (en) Memory device wherein a shadow register corresponds to each memory cell
TW399207B (en) Redundancy fuse box and semiconductor device including column redundancy fuse box shared by a plurality of memory blocks
GB2020866B (en) Memory incorporating error detection and correction
US5031094A (en) Switch controller
EP1640847A3 (en) Dynamic random access memory (DRAM) semiconductor device
JP2005174462A (en) A semiconductor memory device
GB2231984B (en) Semiconductor memory device with redundant block

Legal Events

Date Code Title Description
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20011029