ATE405945T1 - Strukturelle verstärkung stark poröser dielektrischer filme mit niedrigem k durch ild- pfeiler - Google Patents

Strukturelle verstärkung stark poröser dielektrischer filme mit niedrigem k durch ild- pfeiler

Info

Publication number
ATE405945T1
ATE405945T1 AT01272464T AT01272464T ATE405945T1 AT E405945 T1 ATE405945 T1 AT E405945T1 AT 01272464 T AT01272464 T AT 01272464T AT 01272464 T AT01272464 T AT 01272464T AT E405945 T1 ATE405945 T1 AT E405945T1
Authority
AT
Austria
Prior art keywords
dielectric layer
structures
ild
highly porous
low
Prior art date
Application number
AT01272464T
Other languages
English (en)
Inventor
Lawrence Wong
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE405945T1 publication Critical patent/ATE405945T1/de

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/10—Applying interconnections to be used for carrying current between separate components within a device
    • H01L2221/1005—Formation and after-treatment of dielectrics
    • H01L2221/1042—Formation and after-treatment of dielectrics the dielectric comprising air gaps
    • H01L2221/1047—Formation and after-treatment of dielectrics the dielectric comprising air gaps the air gaps being formed by pores in the dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Tents Or Canopies (AREA)
  • Inorganic Insulating Materials (AREA)
  • Manufacture Of Porous Articles, And Recovery And Treatment Of Waste Products (AREA)
AT01272464T 2000-12-21 2001-11-20 Strukturelle verstärkung stark poröser dielektrischer filme mit niedrigem k durch ild- pfeiler ATE405945T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/745,705 US6984581B2 (en) 2000-12-21 2000-12-21 Structural reinforcement of highly porous low k dielectric films by ILD posts

Publications (1)

Publication Number Publication Date
ATE405945T1 true ATE405945T1 (de) 2008-09-15

Family

ID=24997882

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01272464T ATE405945T1 (de) 2000-12-21 2001-11-20 Strukturelle verstärkung stark poröser dielektrischer filme mit niedrigem k durch ild- pfeiler

Country Status (9)

Country Link
US (2) US6984581B2 (de)
EP (1) EP1405337B1 (de)
CN (1) CN1305118C (de)
AT (1) ATE405945T1 (de)
AU (1) AU2002217931A1 (de)
DE (1) DE60135503D1 (de)
HK (1) HK1067789A1 (de)
TW (1) TW529104B (de)
WO (1) WO2002052630A2 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6603204B2 (en) * 2001-02-28 2003-08-05 International Business Machines Corporation Low-k interconnect structure comprised of a multilayer of spin-on porous dielectrics
US6734533B2 (en) * 2002-05-30 2004-05-11 Intel Corporation Electron-beam treated CDO films
KR100873801B1 (ko) * 2002-07-19 2008-12-15 매그나칩 반도체 유한회사 탄소나노튜브를 이용한 반도체 소자의 금속배선 형성방법
JP4041785B2 (ja) * 2003-09-26 2008-01-30 松下電器産業株式会社 半導体装置の製造方法
US7678682B2 (en) * 2004-11-12 2010-03-16 Axcelis Technologies, Inc. Ultraviolet assisted pore sealing of porous low k dielectric films
US7545045B2 (en) * 2005-03-24 2009-06-09 Taiwan Semiconductor Manufacturing Co., Ltd. Dummy via for reducing proximity effect and method of using the same
US7422975B2 (en) * 2005-08-18 2008-09-09 Sony Corporation Composite inter-level dielectric structure for an integrated circuit
US7749896B2 (en) * 2005-08-23 2010-07-06 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method for forming the same
WO2007093931A1 (en) * 2006-02-13 2007-08-23 Nxp B.V. Interconnect structure and method of manufacture
KR100835423B1 (ko) * 2006-08-29 2008-06-04 동부일렉트로닉스 주식회사 반도체 제조 공정에서의 듀얼 다마신 패턴 형성 방법
KR100900231B1 (ko) * 2007-06-21 2009-06-02 주식회사 하이닉스반도체 반도체 소자의 제조방법
KR20100101461A (ko) * 2009-03-09 2010-09-17 삼성전자주식회사 절연층들의 경계면이 길어진 반도체 소자
KR101674057B1 (ko) * 2010-04-01 2016-11-08 삼성전자 주식회사 강화된 복합 절연막을 포함하는 반도체 칩 구조 및 그 제조 방법
TWI551708B (zh) * 2011-07-22 2016-10-01 應用材料股份有限公司 使用金屬前驅物之原子層沉積法
US8828489B2 (en) 2011-08-19 2014-09-09 International Business Machines Corporation Homogeneous modification of porous films
CN102376684B (zh) * 2011-11-25 2016-04-06 上海集成电路研发中心有限公司 铜互连结构及其制作方法
US9310552B2 (en) 2012-06-15 2016-04-12 Micron Technology, Inc. Methods and apparatus providing thermal isolation of photonic devices
US9831214B2 (en) * 2014-06-18 2017-11-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device packages, packaging methods, and packaged semiconductor devices
US10177032B2 (en) * 2014-06-18 2019-01-08 Taiwan Semiconductor Manufacturing Company, Ltd. Devices, packaging devices, and methods of packaging semiconductor devices
CN108955546B (zh) * 2018-05-17 2019-08-23 哈尔滨工业大学 激光移相干涉三角微位移测量装置及方法
US10559625B1 (en) * 2018-08-08 2020-02-11 International Business Machines Corporation RRAM cells in crossbar array architecture

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6109775A (en) 1991-07-19 2000-08-29 Lsi Logic Corporation Method for adjusting the density of lines and contact openings across a substrate region for improving the chemical-mechanical polishing of a thin-film later disposed thereon
JP2820187B2 (ja) 1992-04-16 1998-11-05 三星電子 株式会社 半導体装置の製造方法
US5470802A (en) * 1994-05-20 1995-11-28 Texas Instruments Incorporated Method of making a semiconductor device using a low dielectric constant material
DE69535718T2 (de) 1994-05-27 2009-03-19 Texas Instruments Inc., Dallas Verbindungsverfahren mit Benutzung eines porösen Isolators zur Reduzierung der Kapazitäten zwischen Leiterbahnen
US5504042A (en) * 1994-06-23 1996-04-02 Texas Instruments Incorporated Porous dielectric material with improved pore surface properties for electronics applications
KR0179838B1 (ko) * 1995-09-02 1999-04-15 문정환 반도체 소자의 절연막 구조 및 절연막 평탄화 방법
US6063714A (en) * 1995-11-16 2000-05-16 Texas Instruments Incorporated Nanoporous dielectric thin film surface modification
JP2910713B2 (ja) 1996-12-25 1999-06-23 日本電気株式会社 半導体装置の製造方法
WO1999052136A1 (fr) * 1998-04-01 1999-10-14 Asahi Kasei Kogyo Kabushiki Kaisha Procede de fabrication d'un corps structurel d'interconnexion
US6171945B1 (en) 1998-10-22 2001-01-09 Applied Materials, Inc. CVD nanoporous silica low dielectric constant films
US6156660A (en) 1999-02-05 2000-12-05 Taiwan Semiconductor Manufacturing Company Method of planarization using dummy leads
US6297554B1 (en) * 2000-03-10 2001-10-02 United Microelectronics Corp. Dual damascene interconnect structure with reduced parasitic capacitance
US6610592B1 (en) * 2000-04-24 2003-08-26 Taiwan Semiconductor Manufacturing Company Method for integrating low-K materials in semiconductor fabrication
US6429117B1 (en) * 2000-07-19 2002-08-06 Chartered Semiconductor Manufacturing Ltd. Method to create copper traps by modifying treatment on the dielectrics surface
US6432811B1 (en) * 2000-12-20 2002-08-13 Intel Corporation Method of forming structural reinforcement of highly porous low k dielectric films by Cu diffusion barrier structures

Also Published As

Publication number Publication date
HK1067789A1 (en) 2005-04-15
EP1405337A2 (de) 2004-04-07
EP1405337B1 (de) 2008-08-20
CN1528012A (zh) 2004-09-08
TW529104B (en) 2003-04-21
US20020079583A1 (en) 2002-06-27
CN1305118C (zh) 2007-03-14
DE60135503D1 (de) 2008-10-02
AU2002217931A1 (en) 2002-07-08
US20020079585A1 (en) 2002-06-27
US6984581B2 (en) 2006-01-10
WO2002052630A3 (en) 2004-01-08
WO2002052630A2 (en) 2002-07-04

Similar Documents

Publication Publication Date Title
HK1067789A1 (en) Structural reinforcement of highly porous low k dielectric films by ild posts
WO2002050894A3 (en) Structural reinforcement of highly porous low k dielectric films by cu diffusion barrier structures
CN100375265C (zh) 用于图形化双波纹互连的三层掩膜结构
CN100530591C (zh) 形成互连结构的方法
WO2006037933A3 (fr) Procede d'elaboration de structures empilees mixtes, a zones isolantes diverses et/ou zones de conduction electrique verticale localisees
US8866297B2 (en) Air-gap formation in interconnect structures
KR960019591A (ko) 반도체 소자 및 이의 형성 방법
EP1519414A4 (de) Mehrschicht-verdrahtungsschaltungsmodul und verfahren zu seiner herstellung
TWI235475B (en) Inductor for semiconductor integrated circuit and method of fabricating the same
US20050170625A1 (en) Novel method to control dual damascene trench etch profile and trench depth uniformity
WO2006098820A3 (en) Method of forming a semiconductor device having a diffusion barrier stack and structure thereof
CN104112734B (zh) 双嵌套铜互连结构及其制作方法
CN113261090A (zh) 具有堆叠导体线和气隙的半导体芯片
TW200539200A (en) Topographically elevated microelectronic capacitor structure
US6797615B1 (en) Method of manufacturing a semiconductor device
KR20050086301A (ko) 반도체 소자의 듀얼 다마신 패턴 형성 방법
SG159452A1 (en) Interconnect structures comprising capping layers with low dielectric constants and methods of making the same
DE50109636D1 (de) Kondensator mit einer silber niobium tantalat enthaltenden dielektrischen keramischen schicht
TW498437B (en) Semiconductor device manufacturing process
CN105374740B (zh) 一种半导体器件及其制造方法、电子装置
US8664743B1 (en) Air-gap formation in interconnect structures
Okamoto et al. Logic compatible process technology for embedded atom switches in CMOS
TW461089B (en) Semiconductor device and its manufacturing method
KR100453957B1 (ko) 듀얼 다마신을 이용한 전원 배선 제조 방법
KR100234372B1 (ko) 반도체장치의 절연막 평탄화 방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties