ATE346309T1 - Verbindung mehrerer testzugriffsportsteuerungsvorrichtungen durch ein einzeltestzugriffsport - Google Patents

Verbindung mehrerer testzugriffsportsteuerungsvorrichtungen durch ein einzeltestzugriffsport

Info

Publication number
ATE346309T1
ATE346309T1 AT03780425T AT03780425T ATE346309T1 AT E346309 T1 ATE346309 T1 AT E346309T1 AT 03780425 T AT03780425 T AT 03780425T AT 03780425 T AT03780425 T AT 03780425T AT E346309 T1 ATE346309 T1 AT E346309T1
Authority
AT
Austria
Prior art keywords
access port
test access
tap
controllers
control devices
Prior art date
Application number
AT03780425T
Other languages
English (en)
Inventor
Otto Steinbusch
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE346309T1 publication Critical patent/ATE346309T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558—Addressing or selecting of subparts of the device under test
    • G01R31/318563—Multiple simultaneous testing of subparts
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Testing Or Calibration Of Command Recording Devices (AREA)
  • Sink And Installation For Waste Water (AREA)
  • Fire-Detection Mechanisms (AREA)
  • Burglar Alarm Systems (AREA)
AT03780425T 2002-12-20 2003-12-15 Verbindung mehrerer testzugriffsportsteuerungsvorrichtungen durch ein einzeltestzugriffsport ATE346309T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US43539502P 2002-12-20 2002-12-20

Publications (1)

Publication Number Publication Date
ATE346309T1 true ATE346309T1 (de) 2006-12-15

Family

ID=32682232

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03780425T ATE346309T1 (de) 2002-12-20 2003-12-15 Verbindung mehrerer testzugriffsportsteuerungsvorrichtungen durch ein einzeltestzugriffsport

Country Status (10)

Country Link
US (1) US7426670B2 (de)
EP (1) EP1579229B1 (de)
JP (1) JP2006510980A (de)
KR (1) KR20050084395A (de)
CN (1) CN100442074C (de)
AT (1) ATE346309T1 (de)
AU (1) AU2003288584A1 (de)
DE (1) DE60309931T2 (de)
TW (1) TWI298099B (de)
WO (1) WO2004057357A1 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7417450B2 (en) * 2005-12-02 2008-08-26 Texas Instruments Incorporated Testing combinational logic die with bidirectional TDI-TMS/TDO chanel circuit
US7346821B2 (en) 2003-08-28 2008-03-18 Texas Instrument Incorporated IC with JTAG port, linking module, and off-chip TAP interface
GB0526448D0 (en) 2005-12-23 2006-02-08 Advanced Risc Mach Ltd Diagnostic mode switching
KR100809259B1 (ko) * 2006-10-04 2008-03-03 삼성전기주식회사 통신모듈 인터페이스 장치
JP2008310792A (ja) * 2007-05-11 2008-12-25 Nec Electronics Corp テスト回路
JP5022110B2 (ja) * 2007-06-05 2012-09-12 ルネサスエレクトロニクス株式会社 半導体集積回路
US8037355B2 (en) * 2007-06-07 2011-10-11 Texas Instruments Incorporated Powering up adapter and scan test logic TAP controllers
US8046650B2 (en) * 2008-03-14 2011-10-25 Texas Instruments Incorporated TAP with control circuitry connected to device address port
US7783819B2 (en) * 2008-03-31 2010-08-24 Intel Corporation Integrating non-peripheral component interconnect (PCI) resources into a personal computer system
WO2010035238A1 (en) * 2008-09-26 2010-04-01 Nxp B.V. Method for testing a partially assembled multi-die device, integrated circuit die and multi-die device
US8694844B2 (en) 2010-07-29 2014-04-08 Texas Instruments Incorporated AT speed TAP with dual port router and command circuit
US9015542B2 (en) * 2011-10-01 2015-04-21 Intel Corporation Packetizing JTAG across industry standard interfaces
US9323633B2 (en) * 2013-03-28 2016-04-26 Stmicroelectronics, Inc. Dual master JTAG method, circuit, and system
US9294403B2 (en) 2013-06-28 2016-03-22 Intel Corporation Mechanism to control resource utilization with adaptive routing
US20150046763A1 (en) * 2013-08-12 2015-02-12 Apple Inc. Apparatus and Method for Controlling Internal Test Controllers
US9810739B2 (en) 2015-10-27 2017-11-07 Andes Technology Corporation Electronic system, system diagnostic circuit and operation method thereof
KR102474620B1 (ko) * 2016-01-25 2022-12-05 삼성전자주식회사 반도체 장치, 반도체 시스템 및 반도체 장치의 동작 방법
CN108226740B (zh) * 2016-12-09 2020-06-02 英业达科技有限公司 提供扩充联合测试工作组接口的扩充电路板
US10386411B2 (en) 2017-08-23 2019-08-20 Stmicroelectronics International N.V. Sequential test access port selection in a JTAG interface
CN108829547B (zh) * 2018-05-15 2021-11-16 中国船舶重工集团公司第七一九研究所 一种海洋平台的计算机控制器及其实现方法
US10571518B1 (en) * 2018-09-26 2020-02-25 Nxp B.V. Limited pin test interface with analog test bus
CN109406902B (zh) * 2018-11-28 2021-03-19 中科曙光信息产业成都有限公司 逻辑扫描老化测试系统
CN113627106B (zh) * 2021-08-04 2022-02-15 北京华大九天科技股份有限公司 多比特寄存器的仿真方法、装置和电子设备
CN116774018B (zh) * 2023-08-22 2023-11-28 北京芯驰半导体科技有限公司 一种芯片测试方法、装置及电子设备
CN117741411A (zh) * 2024-02-19 2024-03-22 西安简矽技术有限公司 一种芯片的调校系统和方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5132635A (en) * 1991-03-05 1992-07-21 Ast Research, Inc. Serial testing of removable circuit boards on a backplane bus
US5627842A (en) 1993-01-21 1997-05-06 Digital Equipment Corporation Architecture for system-wide standardized intra-module and inter-module fault testing
FI100136B (fi) * 1993-10-01 1997-09-30 Nokia Telecommunications Oy Menetelmä integroidun piirin testaamiseksi sekä integroitu piiri
EP0826974B1 (de) * 1996-08-30 2005-10-19 Texas Instruments Incorporated Vorrichtung zur Prüfung von integrierten Schaltungen
US6804725B1 (en) * 1996-08-30 2004-10-12 Texas Instruments Incorporated IC with state machine controlled linking module
US6032279A (en) * 1997-11-07 2000-02-29 Atmel Corporation Boundary scan system with address dependent instructions
US6385749B1 (en) * 1999-04-01 2002-05-07 Koninklijke Philips Electronics N.V. (Kpenv) Method and arrangement for controlling multiple test access port control modules
US6311302B1 (en) 1999-04-01 2001-10-30 Philips Semiconductor, Inc. Method and arrangement for hierarchical control of multiple test access port control modules
US6886121B2 (en) * 2000-01-18 2005-04-26 Cadence Design Systems, Inc. Hierarchical test circuit structure for chips with multiple circuit blocks
US6961884B1 (en) * 2000-06-12 2005-11-01 Altera Corporation JTAG mirroring circuitry and methods
US6829730B2 (en) * 2001-04-27 2004-12-07 Logicvision, Inc. Method of designing circuit having multiple test access ports, circuit produced thereby and method of using same
US6968408B2 (en) * 2002-08-08 2005-11-22 Texas Instruments Incorporated Linking addressable shadow port and protocol for serial bus networks

Also Published As

Publication number Publication date
DE60309931T2 (de) 2007-09-13
KR20050084395A (ko) 2005-08-26
CN1729401A (zh) 2006-02-01
JP2006510980A (ja) 2006-03-30
EP1579229B1 (de) 2006-11-22
TWI298099B (en) 2008-06-21
CN100442074C (zh) 2008-12-10
US20060090110A1 (en) 2006-04-27
DE60309931D1 (de) 2007-01-04
TW200500620A (en) 2005-01-01
AU2003288584A1 (en) 2004-07-14
EP1579229A1 (de) 2005-09-28
US7426670B2 (en) 2008-09-16
WO2004057357A1 (en) 2004-07-08

Similar Documents

Publication Publication Date Title
ATE346309T1 (de) Verbindung mehrerer testzugriffsportsteuerungsvorrichtungen durch ein einzeltestzugriffsport
US6854042B1 (en) High-speed data-rate converting and switching circuit
ATE444555T1 (de) Festphasentakt und strobe-signale in verketteten chips
TW200516882A (en) Optoelectronic transceiver having dual access to onboard diagnostics
CN109478170A (zh) 存取状态信息
US7679973B2 (en) Register file
TW200608394A (en) Integrated circuit device for providing selectively variable write latency and method thereof
KR950003605B1 (ko) 반도체 기억장치
TW200710667A (en) Identifying and accessing individual memory devices in a memory channel
GB2458040A (en) Memory controller including a dual-mode memory interconnect
CN107832081A (zh) 更新存储器中的寄存器的设备及方法
ATE491207T1 (de) Gleichzeitige lesung von statusregistern
WO2015188163A1 (en) Systems and methods involving multi-bank, dual-pipe memory circuitry
CA2478573A1 (en) An apparatus for controlling access in a data processor
CN101751980A (zh) 基于存储器知识产权核的嵌入式可编程存储器
ATE438895T1 (de) Auf dem speicher basierender kreuzvergleich für kreuzsicherungssysteme
KR910013274A (ko) 이중 포트 dram 및 그 동작 방법
US20140355325A1 (en) Packaging of High Performance System Topology for NAND Memory Systems
CN104391799B (zh) 内存装置中的内存访问控制
TW200721190A (en) Semiconductor device
CN111627481B (zh) 一种字线译码电路、字线选通方法及存储器和电子设备
TW200707459A (en) Identical chips with different operations in a system
WO2008133980A3 (en) System and method for multi-port read and write operations
JPS60150285A (ja) 集積回路メモリ
AU2001288553A1 (en) Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties