ATE237155T1 - Redundante, synchrone taktverteilung für rechnersysteme - Google Patents

Redundante, synchrone taktverteilung für rechnersysteme

Info

Publication number
ATE237155T1
ATE237155T1 AT00932487T AT00932487T ATE237155T1 AT E237155 T1 ATE237155 T1 AT E237155T1 AT 00932487 T AT00932487 T AT 00932487T AT 00932487 T AT00932487 T AT 00932487T AT E237155 T1 ATE237155 T1 AT E237155T1
Authority
AT
Austria
Prior art keywords
clock
clock signal
master
slave
source
Prior art date
Application number
AT00932487T
Other languages
English (en)
Inventor
Drew G Doblar
Leo Yuan
Emrys J Williams
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of ATE237155T1 publication Critical patent/ATE237155T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Hardware Redundancy (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Radio Transmission System (AREA)
AT00932487T 1999-05-19 2000-05-16 Redundante, synchrone taktverteilung für rechnersysteme ATE237155T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/314,812 US6194969B1 (en) 1999-05-19 1999-05-19 System and method for providing master and slave phase-aligned clocks
US09/320,794 US6516422B1 (en) 1999-05-19 1999-05-27 Computer system including multiple clock sources and failover switching
PCT/US2000/013442 WO2000070460A1 (en) 1999-05-19 2000-05-16 Redundant synchronous clock distribution for computer systems

Publications (1)

Publication Number Publication Date
ATE237155T1 true ATE237155T1 (de) 2003-04-15

Family

ID=26979562

Family Applications (2)

Application Number Title Priority Date Filing Date
AT00930771T ATE320680T1 (de) 1999-05-19 2000-05-16 System und verfahren zur bereitstellung von phasenausgeglichenen master- und slavetaktsignalen
AT00932487T ATE237155T1 (de) 1999-05-19 2000-05-16 Redundante, synchrone taktverteilung für rechnersysteme

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT00930771T ATE320680T1 (de) 1999-05-19 2000-05-16 System und verfahren zur bereitstellung von phasenausgeglichenen master- und slavetaktsignalen

Country Status (7)

Country Link
US (2) US6194969B1 (de)
EP (2) EP1179236B1 (de)
JP (1) JP2002544623A (de)
AT (2) ATE320680T1 (de)
AU (2) AU5020500A (de)
DE (2) DE60026698D1 (de)
WO (2) WO2000070801A1 (de)

Families Citing this family (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6194969B1 (en) 1999-05-19 2001-02-27 Sun Microsystems, Inc. System and method for providing master and slave phase-aligned clocks
US6757350B1 (en) * 1999-06-12 2004-06-29 Cisco Technology, Inc. Redundant clock generation and distribution
DE19947662A1 (de) * 1999-10-04 2001-04-12 Bayerische Motoren Werke Ag Betriebsverfahren für einen Datenbus
US6675307B1 (en) * 2000-03-28 2004-01-06 Juniper Networks, Inc. Clock controller for controlling the switching to redundant clock signal without producing glitches by delaying the redundant clock signal to match a phase of primary clock signal
US6658579B1 (en) * 2000-05-20 2003-12-02 Equipe Communications Corporation Network device with local timing systems for automatic selection between redundant, synchronous central timing systems
US6658580B1 (en) * 2000-05-20 2003-12-02 Equipe Communications Corporation Redundant, synchronous central timing systems with constant master voltage controls and variable slave voltage controls
KR100374353B1 (ko) 2000-07-06 2003-03-04 삼성전자주식회사 유니트 이중화 보드의 절체회로
US7571359B2 (en) * 2000-07-31 2009-08-04 Massachusetts Institute Of Technology Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals
US7463626B2 (en) * 2000-11-21 2008-12-09 Roy Subhash C Phase and frequency drift and jitter compensation in a distributed telecommunications switch
US7099424B1 (en) * 2001-08-28 2006-08-29 Rambus Inc. Clock data recovery with selectable phase control
FR2830700A1 (fr) * 2001-10-09 2003-04-11 Koninkl Philips Electronics Nv Dispositif de generation d'un signal d'horloge
US6959396B2 (en) * 2001-11-09 2005-10-25 Silicon Integrated Systems Corp. Method and apparatus for reducing clock skew in an integrated circuit
US20030115503A1 (en) * 2001-12-14 2003-06-19 Koninklijke Philips Electronics N.V. System for enhancing fault tolerance and security of a computing system
EP1476800B1 (de) * 2002-02-14 2010-11-17 TELEFONAKTIEBOLAGET LM ERICSSON (publ) Nahtloser takt
WO2003073572A2 (en) * 2002-02-25 2003-09-04 General Electric Company Method and apparatus for optimized centralized critical control architecture for switchgear and power equipment
CN1172450C (zh) * 2002-05-22 2004-10-20 华为技术有限公司 网络设备中提供时钟的方法及其装置
US7051235B2 (en) * 2002-08-27 2006-05-23 Sun Microsystems, Inc. Clock distribution architecture having clock and power failure protection
US7043655B2 (en) * 2002-11-06 2006-05-09 Sun Microsystems, Inc. Redundant clock synthesizer
US6838919B1 (en) * 2002-11-19 2005-01-04 Xilinx, Inc. DCVSL pulse width controller and system
US20040107375A1 (en) * 2002-12-02 2004-06-03 Edward Anglada System and method for switching clock sources
US7256628B2 (en) * 2003-01-29 2007-08-14 Sun Microsystems, Inc. Speed-matching control method and circuit
US7089442B2 (en) * 2003-02-07 2006-08-08 Rambus Inc. Fault-tolerant clock generator
KR20040083870A (ko) * 2003-03-25 2004-10-06 유티스타콤코리아 유한회사 클럭 보드 이중화 방법
US6970045B1 (en) 2003-06-25 2005-11-29 Nel Frequency Controls, Inc. Redundant clock module
US7499684B2 (en) * 2003-09-19 2009-03-03 Ipr Licensing, Inc. Master-slave local oscillator porting between radio integrated circuits
US7089444B1 (en) * 2003-09-24 2006-08-08 Altera Corporation Clock and data recovery circuits
EP1553478A1 (de) * 2004-01-06 2005-07-13 Alcatel Methode zur Verteilung redundanter synchroner Taktsignale, ein entsprechendes Modul zur Taktgenerierung und ein entsprechender Sklave
US7230468B2 (en) * 2004-03-10 2007-06-12 Hewlett-Packard Development Company, L.P. Systems and methods for providing distributed control signal redundancy among electronic circuits
US7981404B2 (en) * 2004-04-08 2011-07-19 L'oreal S.A. Composition for application to the skin, to the lips, to the nails, and/or to hair
US20060063494A1 (en) 2004-10-04 2006-03-23 Xiangdon Zhang Remote front-end for a multi-antenna station
US8022773B2 (en) 2004-12-17 2011-09-20 Mitsubishi Electric Corporation Clock signal generation device, and wireless base station
US7173495B1 (en) 2005-04-05 2007-02-06 Pericom Semiconductor Corp Redundant back-up PLL oscillator phase-locked to primary oscillator with fail-over to back-up oscillator without a third oscillator
US8411695B1 (en) * 2005-05-23 2013-04-02 Juniper Networks, Inc. Multi-interface compatible bus over a common physical connection
JP4208864B2 (ja) * 2005-06-30 2009-01-14 日本テキサス・インスツルメンツ株式会社 チューナー用半導体装置及びダイバーシティ受信機
US7555085B1 (en) 2005-08-23 2009-06-30 Sun Microsystems, Inc. CDR algorithms for improved high speed IO performance
US7477575B2 (en) * 2005-09-23 2009-01-13 Verisign, Inc. Redundant timer system and method
US7664213B2 (en) * 2005-11-22 2010-02-16 Sun Microsystems, Inc. Clock alignment detection from single reference
US7412617B2 (en) * 2006-04-06 2008-08-12 Mediatek Inc. Phase frequency detector with limited output pulse width and method thereof
US7721133B2 (en) * 2006-04-27 2010-05-18 Hewlett-Packard Development Company, L.P. Systems and methods of synchronizing reference frequencies
US7562247B2 (en) * 2006-05-16 2009-07-14 International Business Machines Corporation Providing independent clock failover for scalable blade servers
DE102006024470B4 (de) 2006-05-24 2015-07-09 Xignal Technologies Ag Umschaltbarer Phasenregelkreis sowie Verfahren zum Betrieb eines umschaltbaren Phasenregelkreises
DE102006024471A1 (de) 2006-05-24 2007-12-06 Xignal Technologies Ag Umschaltbarer Phasenregelkreis sowie Verfahren zum Betrieb eines umschaltbaren Phasenregelkreises
DE102006024469B3 (de) 2006-05-24 2007-07-12 Xignal Technologies Ag Phasenregelkreis zur Erzeugung mehrerer Ausgangssignale
US7636408B2 (en) * 2006-06-01 2009-12-22 Sun Microsystems, Inc. Reliable startup and steady-state of estimation based CDR and DFE
US7809025B2 (en) * 2006-09-29 2010-10-05 Hewlett-Packard Development Company, L.P. System and method for distributing clock signals
JP4838110B2 (ja) * 2006-12-18 2011-12-14 富士通株式会社 システムクロック供給装置及び基準発振器の周波数ずれ判定方法
US7673084B2 (en) * 2007-02-20 2010-03-02 Infineon Technologies Ag Bus system and methods of operation using a combined data and synchronization line to communicate between bus master and slaves
JP5194564B2 (ja) * 2007-05-29 2013-05-08 ソニー株式会社 画像処理装置および方法、プログラム、並びに記録媒体
US8332680B2 (en) * 2007-08-13 2012-12-11 Rambus Inc. Methods and systems for operating memory in two modes
US7831315B2 (en) * 2007-08-21 2010-11-09 Asm Japan K.K. Method for controlling semiconductor-processing apparatus
US8161311B2 (en) * 2007-08-23 2012-04-17 Stratus Technologies Bermuda Ltd Apparatus and method for redundant and spread spectrum clocking
US7945345B2 (en) * 2008-08-06 2011-05-17 Asm Japan K.K. Semiconductor manufacturing apparatus
WO2010067495A1 (ja) * 2008-12-08 2010-06-17 パナソニック株式会社 システムクロック監視装置およびモータ制御システム
US8218702B2 (en) * 2009-02-18 2012-07-10 Oracle America, Inc. System and method of adapting precursor tap coefficient
US8229020B2 (en) * 2009-03-23 2012-07-24 Oracle America, Inc. Integrated equalization and CDR adaptation engine with single error monitor circuit
CN101599807A (zh) * 2009-06-19 2009-12-09 中兴通讯股份有限公司 一种使主备时钟相位对齐的方法和装置
US8775856B1 (en) * 2010-03-10 2014-07-08 Smsc Holdings S.A.R.L. System and method for generating clock signal for a plurality of communication ports by selectively dividing a reference clock signal with a plurality of ratios
US20110248755A1 (en) * 2010-04-08 2011-10-13 Hasenplaugh William C Cross-feedback phase-locked loop for distributed clocking systems
CN101901176B (zh) * 2010-07-22 2012-01-11 北京交大资产经营有限公司 冗余时钟系统
TW201225540A (en) * 2010-12-14 2012-06-16 Askey Computer Corp Multiple-output clock source signal generator
WO2012086017A1 (ja) * 2010-12-21 2012-06-28 富士通株式会社 データ受信回路、情報処理装置、データ受信プログラムおよびデータ受信方法
US9537591B2 (en) * 2011-03-30 2017-01-03 Tejas Networks Ltd Method for zero traffic hit synchronization switchover in telecommunication network
WO2012131448A1 (en) * 2011-03-30 2012-10-04 Tejas Networks Limited A method and system for multiplexing low frequency clocks to reduce interface count
JP5774344B2 (ja) * 2011-03-30 2015-09-09 ラピスセミコンダクタ株式会社 クロック信号生成回路
CN102244573B (zh) * 2011-07-18 2017-03-22 中兴通讯股份有限公司 时钟报备方法及装置
CN103001789B (zh) * 2011-09-19 2017-09-29 中兴通讯股份有限公司 时钟倒换方法和装置
CN103226208B (zh) * 2012-01-25 2018-02-02 英洛瓦(天津)物探装备有限责任公司 通过光纤的时钟同步
US9577816B2 (en) 2012-03-13 2017-02-21 Rambus Inc. Clock and data recovery having shared clock generator
US9071407B2 (en) 2012-05-02 2015-06-30 Ramnus Inc. Receiver clock test circuitry and related methods and apparatuses
US9766651B2 (en) * 2013-01-08 2017-09-19 Nxp Usa, Inc. Clock source, method for distributing a clock signal and integrated circuit
US9225344B2 (en) 2013-01-16 2015-12-29 Altera Corporation Methods and apparatus for aligning clock signals on an integrated circuit
US9973601B2 (en) * 2013-03-15 2018-05-15 Avago Technologies General Ip (Singapore) Pte. Ltd. Fault tolerant clock network
WO2015010250A1 (en) * 2013-07-23 2015-01-29 Telefonaktiebolaget L M Ericsson (Publ) Clock recovery in a packet based network
CN106856489B (zh) 2015-12-08 2020-09-08 阿里巴巴集团控股有限公司 一种分布式存储系统的服务节点切换方法和装置
ES2792051T3 (es) * 2016-05-31 2020-11-06 Huawei Tech Co Ltd Circuito de generación de reloj y procedimiento de generación de la señal de reloj
EP3591434B1 (de) * 2018-07-02 2023-07-26 NXP USA, Inc. Kommunikationseinheit, integrierte schaltungen und verfahren zur takt- und datensynchronisation
US10965295B1 (en) 2020-05-07 2021-03-30 Shenzhen GOODIX Technology Co., Ltd. Integer boundary spur mitigation for fractional PLL frequency synthesizers
US10963002B1 (en) * 2020-06-02 2021-03-30 Qualcomm Incorporated Clock generation architecture using a poly-phase filter with self-correction capability
CN117241362A (zh) * 2022-06-06 2023-12-15 中兴通讯股份有限公司 时钟异常检测装置、方法及基站

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4025874A (en) * 1976-04-30 1977-05-24 Rockwell International Corporation Master/slave clock arrangement for providing reliable clock signal
US4282493A (en) * 1979-07-02 1981-08-04 Motorola, Inc. Redundant clock signal generating circuitry
US4511859A (en) 1982-08-30 1985-04-16 At&T Bell Laboratories Apparatus for generating a common output signal as a function of any of a plurality of diverse input signals
JPH075949A (ja) 1993-06-18 1995-01-10 Nec Corp ２重化クロック切替えの方法と装置
JPH0784667A (ja) * 1993-09-14 1995-03-31 Fujitsu Ltd クロックドライバの異常監視方法及び装置
US5416443A (en) * 1993-12-22 1995-05-16 International Business Machines Corporation Reliable clock source having a plurality of redundant oscillators
US5422915A (en) * 1993-12-23 1995-06-06 Unisys Corporation Fault tolerant clock distribution system
US5515403A (en) 1994-06-21 1996-05-07 Dsc Communications Corporation Apparatus and method for clock alignment and switching
GB2293062B (en) * 1994-09-09 1996-12-04 Toshiba Kk Master-slave multiplex communication system and PLL circuit applied to the system
US5852728A (en) * 1995-01-12 1998-12-22 Hitachi, Ltd. Uninterruptible clock supply apparatus for fault tolerant computer system
JP2859179B2 (ja) 1995-09-26 1999-02-17 宮城日本電気株式会社 装置内システムクロック供給方式
US5774705A (en) * 1995-09-28 1998-06-30 Emc Corporation Dual oscillator clock pulse generator
JPH10124167A (ja) * 1996-10-17 1998-05-15 Miyagi Oki Denki Kk システムクロック切り換え装置
US6194969B1 (en) 1999-05-19 2001-02-27 Sun Microsystems, Inc. System and method for providing master and slave phase-aligned clocks

Also Published As

Publication number Publication date
AU5020500A (en) 2000-12-05
DE60002068T2 (de) 2004-05-19
ATE320680T1 (de) 2006-04-15
US6516422B1 (en) 2003-02-04
US6194969B1 (en) 2001-02-27
AU4853100A (en) 2000-12-05
WO2000070801A1 (en) 2000-11-23
JP2002544623A (ja) 2002-12-24
EP1185933A1 (de) 2002-03-13
EP1179236A1 (de) 2002-02-13
DE60002068D1 (de) 2003-05-15
EP1179236B1 (de) 2006-03-15
DE60026698D1 (de) 2006-05-11
WO2000070460A1 (en) 2000-11-23
EP1185933B1 (de) 2003-04-09

Similar Documents

Publication Publication Date Title
ATE237155T1 (de) Redundante, synchrone taktverteilung für rechnersysteme
ATE210316T1 (de) Dreifach redundantes modulares rechnersystem
EP1451666B1 (de) Störungsfreie taktauswahlschaltung
KR960015134A (ko) 전력 관리상태에 응답하여 다중 클럭된 회로를 클럭하는 클럭 제어기
US6819150B1 (en) Method and apparatus for quick clock swapping using much slower asynchronous clock for power savings
KR100882391B1 (ko) 심리스 클록
US6147562A (en) Apparatus for synchronizing master and slave processors
JP3427924B2 (ja) バッテリ・バックアップ・クロックを駆動する方法、回路及び装置
KR100440572B1 (ko) 이중화된 스위치 보드 및 라인 접속 보드 사이의 클럭동기화를 위한 시스템
KR100228379B1 (ko) 이중화된 시스템에서의 클럭 공급장치
JPH0316441A (ja) 従属同期クロック選択方式
JPH0267820A (ja) 標準周波数クロック発生装置
KR100372997B1 (ko) 에이티엠 교환 시스템에서의 클럭 절체 제어 장치 및 방법
KR19980085920A (ko) 절체 클락동기 및 위상보상회로
KR19990059015A (ko) 발진기간 출력절체 장치
JPH06232739A (ja) クロック冗長化方式
JPH0736581B2 (ja) 二重化クロツク信号発生装置
JPS61259357A (ja) 共通バス制御方式
JP2000278261A (ja) Ｉｓｄｎ接続装置
KR20030003944A (ko) 이중화된 클럭 공급원의 클럭 안정화 장치
JPH05122750A (ja) 交換機のクロツク供給装置
JPH05244132A (ja) クロック供給方式
JPH0630036B2 (ja) クロック切替方式
JPS57143939A (en) Reception controlling system of superheterodyne receiver
JPS63109518A (ja) 二重化クロツク供給回路

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties