ATE186133T1 - Sequentieller speicherzugriff - Google Patents

Sequentieller speicherzugriff

Info

Publication number
ATE186133T1
ATE186133T1 AT92300084T AT92300084T ATE186133T1 AT E186133 T1 ATE186133 T1 AT E186133T1 AT 92300084 T AT92300084 T AT 92300084T AT 92300084 T AT92300084 T AT 92300084T AT E186133 T1 ATE186133 T1 AT E186133T1
Authority
AT
Austria
Prior art keywords
memory
processor
access
storage locations
sequential
Prior art date
Application number
AT92300084T
Other languages
English (en)
Inventor
William M Johnson
David B Witt
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE186133T1 publication Critical patent/ATE186133T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
AT92300084T 1991-02-06 1992-01-06 Sequentieller speicherzugriff ATE186133T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/651,128 US5247644A (en) 1991-02-06 1991-02-06 Processing system with improved sequential memory accessing

Publications (1)

Publication Number Publication Date
ATE186133T1 true ATE186133T1 (de) 1999-11-15

Family

ID=24611678

Family Applications (1)

Application Number Title Priority Date Filing Date
AT92300084T ATE186133T1 (de) 1991-02-06 1992-01-06 Sequentieller speicherzugriff

Country Status (5)

Country Link
US (1) US5247644A (de)
EP (1) EP0498525B1 (de)
JP (2) JPH04336640A (de)
AT (1) ATE186133T1 (de)
DE (1) DE69230188T2 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04293135A (ja) * 1991-03-20 1992-10-16 Yokogawa Hewlett Packard Ltd メモリアクセス方式
US5386537A (en) * 1991-03-28 1995-01-31 Minolta Camera Kabushiki Kaisha System with reduced instruction set processor accessing plural memories at different speeds using bank interleaving
US5369651A (en) * 1992-06-30 1994-11-29 Intel Corporation Multiplexed byte enable bus for partial word writes to ECC protected memory
JPH06149662A (ja) * 1992-11-02 1994-05-31 Toshiba Corp Ｒｏｍバースト転送の連続読みだし拡大方式およびその方式を用いたｒｏｍ内蔵型マイクロコンピュータシステム
WO1994019747A1 (en) * 1993-02-17 1994-09-01 3Com Corporation System for reading dynamically changing data
US5410670A (en) * 1993-06-02 1995-04-25 Microunity Systems Engineering, Inc. Accessing system that reduces access times due to transmission delays and I/O access circuitry in a burst mode random access memory
GB2281644A (en) * 1993-09-02 1995-03-08 Ibm Fault tolerant transaction-oriented data processing.
EP0651321B1 (de) * 1993-10-29 2001-11-14 Advanced Micro Devices, Inc. Superskalarmikroprozessoren
US5689672A (en) * 1993-10-29 1997-11-18 Advanced Micro Devices, Inc. Pre-decoded instruction cache and method therefor particularly suitable for variable byte-length instructions
US5574928A (en) * 1993-10-29 1996-11-12 Advanced Micro Devices, Inc. Mixed integer/floating point processor core for a superscalar microprocessor with a plurality of operand buses for transferring operand segments
US5479527A (en) * 1993-12-08 1995-12-26 Industrial Technology Research Inst. Variable length coding system
US5446691A (en) * 1994-03-15 1995-08-29 Shablamm! Computer Inc. Interleave technique for accessing digital memory
US5590352A (en) * 1994-04-26 1996-12-31 Advanced Micro Devices, Inc. Dependency checking and forwarding of variable width operands
US5521880A (en) * 1994-05-31 1996-05-28 Sgs-Thomson Microelectronics, Inc. Integrated circuit memory having control circuitry for shared data bus
US5632023A (en) * 1994-06-01 1997-05-20 Advanced Micro Devices, Inc. Superscalar microprocessor including flag operand renaming and forwarding apparatus
DE4427042C2 (de) * 1994-07-29 1997-05-22 Siemens Ag Verfahren zur Steuerung einer Sequenz von Zugriffen eines Prozessors zu einem zugeordneten Speicher
US5765182A (en) * 1995-04-13 1998-06-09 Lsi Logic Corporation Interleaving memory on separate boards
DE19525099C2 (de) * 1995-06-29 2002-09-19 Abb Patent Gmbh Verfahren zum Zugriff auf Speicherstellen
KR0161868B1 (ko) * 1995-12-27 1999-01-15 문정환 메모리 주소제어회로
JP4084428B2 (ja) * 1996-02-02 2008-04-30 富士通株式会社 半導体記憶装置
US5907863A (en) * 1996-08-16 1999-05-25 Unisys Corporation Memory control unit using preloaded values to generate optimal timing of memory control sequences between different memory segments
JPH10162568A (ja) * 1996-12-02 1998-06-19 Toshiba Corp 半導体記憶装置
US6029241A (en) * 1997-10-28 2000-02-22 Microchip Technology Incorporated Processor architecture scheme having multiple bank address override sources for supplying address values and method therefor
US6108768A (en) * 1998-04-22 2000-08-22 Sun Microsystems, Inc. Reissue logic for individually reissuing instructions trapped in a multiissue stack based computing system
US6275903B1 (en) 1998-04-22 2001-08-14 Sun Microsystems, Inc. Stack cache miss handling
US6237086B1 (en) 1998-04-22 2001-05-22 Sun Microsystems, Inc. 1 Method to prevent pipeline stalls in superscalar stack based computing systems
US6170050B1 (en) 1998-04-22 2001-01-02 Sun Microsystems, Inc. Length decoder for variable length data
US6157971A (en) * 1998-06-02 2000-12-05 Adaptec, Inc. Source-destination re-timed cooperative communication bus
US6452864B1 (en) * 2000-01-31 2002-09-17 Stmicroelectonics S.R.L. Interleaved memory device for sequential access synchronous reading with simplified address counters
WO2012061048A1 (en) * 2010-11-04 2012-05-10 Rambus Inc. Techniques for storing data and tags in different memory arrays

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS561726A (en) * 1979-06-15 1981-01-09 Tokyo Electric Power Co Device for settling protective control unit
EP0032136B1 (de) * 1980-01-08 1990-10-10 Honeywell Bull Inc. Speichersystem
US4600986A (en) * 1984-04-02 1986-07-15 Sperry Corporation Pipelined split stack with high performance interleaved decode
DE3543911A1 (de) * 1984-12-14 1986-06-26 Mitsubishi Denki K.K., Tokio/Tokyo Digitale verzoegerungseinheit
US4680738A (en) * 1985-07-30 1987-07-14 Advanced Micro Devices, Inc. Memory with sequential mode
JPS62103893A (ja) * 1985-10-30 1987-05-14 Toshiba Corp 半導体メモリ及び半導体メモリシステム
US4797815A (en) * 1985-11-22 1989-01-10 Paradyne Corporation Interleaved synchronous bus access protocol for a shared memory multi-processor system
GB2187006B (en) * 1986-02-25 1990-01-10 Sony Corp Random access memory apparatus
US4851990A (en) * 1987-02-09 1989-07-25 Advanced Micro Devices, Inc. High performance processor interface between a single chip processor and off chip memory means having a dedicated and shared bus structure
US4912680A (en) * 1987-09-03 1990-03-27 Minolta Camera Kabushiki Kaisha Image memory having plural input registers and output registers to provide random and serial accesses
US5172379A (en) * 1989-02-24 1992-12-15 Data General Corporation High performance memory system

Also Published As

Publication number Publication date
US5247644A (en) 1993-09-21
EP0498525A2 (de) 1992-08-12
DE69230188T2 (de) 2000-08-24
DE69230188D1 (de) 1999-12-02
EP0498525A3 (en) 1993-02-24
JP2005322265A (ja) 2005-11-17
EP0498525B1 (de) 1999-10-27
JPH04336640A (ja) 1992-11-24

Similar Documents

Publication Publication Date Title
DE69230188T2 (de) Sequentieller Speicherzugriff
KR920008594A (ko) 다이나믹 메모리 시스템의 타이밍을 동적으로 설정하는 데이타 처리시스템
SE8402598L (sv) Databehandlingssystem
KR890017611A (ko) 페이지 모드 메모리에 기억된 정보를 억세스하기 위한 장치 및 방법
DE68910391D1 (de) Verfahren zum Speicherdatenzugriff.
KR830009518A (ko) 병렬처리용(竝列處理用)데이터 처리 시스템
DE69425222T2 (de) Dynamisch ausbaubares Speichereinheitsmatrixsystem
ES8609770A1 (es) Una instalacion de control de acceso a memoria,de aplicaciona ordenadores
DE69016805T2 (de) Dynamischer Direktzugriffsspeicher mit verbesserter Wortleitungssteuerung.
ES8503868A1 (es) Una instalacion de control de almacenamiento intermedio en un procesador de datos
EP0582414A3 (de) Mehrfach-Matrizen-Speicheranordnung mit Verschobenen Lese-/Schreib-Zyklen für Hochgeschwindigkeits-Datenerfassung.
KR870011615A (ko) 부분 서입 제어장치
DK264287A (da) Pagineret lager til en databehandlingsenhed
GB1150236A (en) Improvements in Data Processing Systems.
EP0198258A3 (de) Speichermittel mit Mehrwortauslesen und Einzelwortschreiben
SE7906180L (sv) Anordning for omvandling av virtuella adresser till reella adresser
KR850002620A (ko) 메모리 억세스 시스템
DE3882425T2 (de) Datenübertragungssteuerungsvorrichtung für Direktspeicherzugriff.
CA2026236A1 (en) Method and apparatus for current window cache
CA2055784A1 (en) Hierarchical memory controller
DE69127586T2 (de) Datenspeicherungsvorrichtung mit mehreren für eine Adresse bestimmten Registern
WO1993004431A1 (fr) Systeme de commande de memoire tampon
JPS5457839A (en) Display memory control system
JPS5618787A (en) Time counting system
KR900000773A (ko) 캐쉬 메모리 유닛을 액세스하기 위해 가상 어드레스를 실제 어드레스로 번역하는 장치 및 방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties