DE68910391D1 - Verfahren zum Speicherdatenzugriff. - Google Patents
Verfahren zum Speicherdatenzugriff.Info
- Publication number
- DE68910391D1 DE68910391D1 DE89306129T DE68910391T DE68910391D1 DE 68910391 D1 DE68910391 D1 DE 68910391D1 DE 89306129 T DE89306129 T DE 89306129T DE 68910391 T DE68910391 T DE 68910391T DE 68910391 D1 DE68910391 D1 DE 68910391D1
- Authority
- DE
- Germany
- Prior art keywords
- data
- row
- location
- data access
- storage data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000004044 response Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Databases & Information Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Debugging And Monitoring (AREA)
- Memory System (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/211,511 US4870622A (en) | 1988-06-24 | 1988-06-24 | DRAM controller cache |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68910391D1 true DE68910391D1 (de) | 1993-12-09 |
DE68910391T2 DE68910391T2 (de) | 1994-05-11 |
Family
ID=22787223
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE89306129T Expired - Lifetime DE68910391T2 (de) | 1988-06-24 | 1989-06-16 | Verfahren zum Speicherdatenzugriff. |
Country Status (5)
Country | Link |
---|---|
US (1) | US4870622A (de) |
EP (1) | EP0348111B1 (de) |
JP (1) | JPH0258792A (de) |
AT (1) | ATE96936T1 (de) |
DE (1) | DE68910391T2 (de) |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5335336A (en) * | 1988-03-28 | 1994-08-02 | Hitachi, Ltd. | Memory device having refresh mode returning previous page address for resumed page mode |
US5724540A (en) * | 1988-03-28 | 1998-03-03 | Hitachi, Ltd. | Memory system having a column address counter and a page address counter |
US5134699A (en) * | 1988-06-24 | 1992-07-28 | Advanced Micro Devices, Inc. | Programmable burst data transfer apparatus and technique |
US5159676A (en) * | 1988-12-05 | 1992-10-27 | Micron Technology, Inc. | Semi-smart DRAM controller IC to provide a pseudo-cache mode of operation using standard page mode draws |
US4967397A (en) * | 1989-05-15 | 1990-10-30 | Unisys Corporation | Dynamic RAM controller |
US5113511A (en) * | 1989-06-02 | 1992-05-12 | Atari Corporation | System for dynamically providing predicted high/slow speed accessing memory to a processing unit based on instructions |
JP2777247B2 (ja) * | 1990-01-16 | 1998-07-16 | 三菱電機株式会社 | 半導体記憶装置およびキャッシュシステム |
JPH03254497A (ja) * | 1990-03-05 | 1991-11-13 | Mitsubishi Electric Corp | マイクロコンピュータ |
US6751696B2 (en) | 1990-04-18 | 2004-06-15 | Rambus Inc. | Memory device having a programmable register |
IL96808A (en) | 1990-04-18 | 1996-03-31 | Rambus Inc | Introductory / Origin Circuit Agreed Using High-Performance Brokerage |
US6324120B2 (en) | 1990-04-18 | 2001-11-27 | Rambus Inc. | Memory device having a variable data output length |
JPH0682339B2 (ja) * | 1990-08-31 | 1994-10-19 | インターナショナル・ビジネス・マシーンズ・コーポレイション | メモリ・アクセス・システムおよび方法 |
US5249282A (en) * | 1990-11-21 | 1993-09-28 | Benchmarq Microelectronics, Inc. | Integrated cache memory system with primary and secondary cache memories |
JP3105283B2 (ja) * | 1991-03-20 | 2000-10-30 | キヤノン株式会社 | メモリ・アクセス制御装置 |
US5289584A (en) * | 1991-06-21 | 1994-02-22 | Compaq Computer Corp. | Memory system with FIFO data input |
JPH05101684A (ja) * | 1991-10-07 | 1993-04-23 | Toshiba Corp | 半導体記憶装置 |
US5572692A (en) * | 1991-12-24 | 1996-11-05 | Intel Corporation | Memory configuration decoding system having automatic row base address generation mechanism for variable memory devices with row access interleaving |
US5485589A (en) * | 1991-12-31 | 1996-01-16 | Dell Usa, L.P. | Predictive addressing architecture |
EP0895162A3 (de) | 1992-01-22 | 1999-11-10 | Enhanced Memory Systems, Inc. | Verbesserte DRAM mit eingebauten Registern |
US5280449A (en) * | 1992-10-13 | 1994-01-18 | Advanced Risc Machines Limited | Data memory and method of reading a data memory |
US5682515A (en) * | 1993-01-25 | 1997-10-28 | Benchmarq Microelectronics, Inc. | Low power set associative cache memory with status inhibit of cache data output |
US5392239A (en) * | 1993-05-06 | 1995-02-21 | S3, Incorporated | Burst-mode DRAM |
JPH07192461A (ja) * | 1993-12-27 | 1995-07-28 | Toshiba Corp | 半導体記憶装置 |
JPH07248963A (ja) * | 1994-03-08 | 1995-09-26 | Nec Corp | Dram制御装置 |
US5566318A (en) * | 1994-08-02 | 1996-10-15 | Ramtron International Corporation | Circuit with a single address register that augments a memory controller by enabling cache reads and page-mode writes |
US5526320A (en) * | 1994-12-23 | 1996-06-11 | Micron Technology Inc. | Burst EDO memory device |
US5675549A (en) * | 1994-12-23 | 1997-10-07 | Micron Technology, Inc. | Burst EDO memory device address counter |
US6525971B2 (en) | 1995-06-30 | 2003-02-25 | Micron Technology, Inc. | Distributed write data drivers for burst access memories |
US5610864A (en) | 1994-12-23 | 1997-03-11 | Micron Technology, Inc. | Burst EDO memory device with maximized write cycle timing |
US5729503A (en) * | 1994-12-23 | 1998-03-17 | Micron Technology, Inc. | Address transition detection on a synchronous design |
US5640364A (en) * | 1994-12-23 | 1997-06-17 | Micron Technology, Inc. | Self-enabling pulse trapping circuit |
US5721859A (en) * | 1994-12-23 | 1998-02-24 | Micron Technology, Inc. | Counter control circuit in a burst memory |
US5682354A (en) * | 1995-11-06 | 1997-10-28 | Micron Technology, Inc. | CAS recognition in burst extended data out DRAM |
US6804760B2 (en) | 1994-12-23 | 2004-10-12 | Micron Technology, Inc. | Method for determining a type of memory present in a system |
US5668773A (en) * | 1994-12-23 | 1997-09-16 | Micron Technology, Inc. | Synchronous burst extended data out DRAM |
US5717654A (en) * | 1995-02-10 | 1998-02-10 | Micron Technology, Inc. | Burst EDO memory device with maximized write cycle timing |
US5850368A (en) * | 1995-06-01 | 1998-12-15 | Micron Technology, Inc. | Burst EDO memory address counter |
US5787267A (en) * | 1995-06-07 | 1998-07-28 | Monolithic System Technology, Inc. | Caching method and circuit for a memory system with circuit module architecture |
US5729504A (en) * | 1995-12-14 | 1998-03-17 | Micron Technology, Inc. | Continuous burst edo memory device |
US5966724A (en) * | 1996-01-11 | 1999-10-12 | Micron Technology, Inc. | Synchronous memory device with dual page and burst mode operations |
US7681005B1 (en) * | 1996-01-11 | 2010-03-16 | Micron Technology, Inc. | Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation |
US6401186B1 (en) | 1996-07-03 | 2002-06-04 | Micron Technology, Inc. | Continuous burst memory which anticipates a next requested start address |
US6981126B1 (en) | 1996-07-03 | 2005-12-27 | Micron Technology, Inc. | Continuous interleave burst access |
US5708613A (en) * | 1996-07-22 | 1998-01-13 | International Business Machines Corporation | High performance redundancy in an integrated memory system |
US6044433A (en) * | 1996-08-09 | 2000-03-28 | Micron Technology, Inc. | DRAM cache |
US6167486A (en) * | 1996-11-18 | 2000-12-26 | Nec Electronics, Inc. | Parallel access virtual channel memory system with cacheable channels |
US6032243A (en) * | 1997-04-01 | 2000-02-29 | United Microelectronics Corp. | Data-transfer interconnection for signal and data transfer between CD-ROM decoder and buffer memory |
WO1999019879A1 (en) * | 1997-10-10 | 1999-04-22 | Rambus Incorporated | Dram core refresh with reduced spike current |
US7103742B1 (en) | 1997-12-03 | 2006-09-05 | Micron Technology, Inc. | Burst/pipelined edo memory device |
US5963481A (en) * | 1998-06-30 | 1999-10-05 | Enhanced Memory Systems, Inc. | Embedded enhanced DRAM, and associated method |
US6330636B1 (en) | 1999-01-29 | 2001-12-11 | Enhanced Memory Systems, Inc. | Double data rate synchronous dynamic random access memory device incorporating a static RAM cache per memory bank |
US6708254B2 (en) | 1999-11-10 | 2004-03-16 | Nec Electronics America, Inc. | Parallel access virtual channel memory system |
US7149824B2 (en) * | 2002-07-10 | 2006-12-12 | Micron Technology, Inc. | Dynamically setting burst length of memory device by applying signal to at least one external pin during a read or write transaction |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5420626A (en) * | 1977-07-15 | 1979-02-16 | Nec Corp | Memory circuit |
JPS5494839A (en) * | 1978-01-11 | 1979-07-26 | Nec Corp | Memory unit |
US4623986A (en) * | 1984-02-23 | 1986-11-18 | Texas Instruments Incorporated | Memory access controller having cycle number register for storing the number of column address cycles in a multiple column address/single row address memory access cycle |
US4725945A (en) * | 1984-09-18 | 1988-02-16 | International Business Machines Corp. | Distributed cache in dynamic rams |
US4803621A (en) * | 1986-07-24 | 1989-02-07 | Sun Microsystems, Inc. | Memory access system |
JPS63144492A (ja) * | 1986-12-05 | 1988-06-16 | Alps Electric Co Ltd | メモリアクセス方式 |
JP2714944B2 (ja) * | 1987-08-05 | 1998-02-16 | 三菱電機株式会社 | 半導体記憶装置 |
-
1988
- 1988-06-24 US US07/211,511 patent/US4870622A/en not_active Expired - Lifetime
-
1989
- 1989-06-16 DE DE89306129T patent/DE68910391T2/de not_active Expired - Lifetime
- 1989-06-16 EP EP89306129A patent/EP0348111B1/de not_active Expired - Lifetime
- 1989-06-16 AT AT89306129T patent/ATE96936T1/de not_active IP Right Cessation
- 1989-06-23 JP JP1162476A patent/JPH0258792A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0348111B1 (de) | 1993-11-03 |
JPH0258792A (ja) | 1990-02-27 |
ATE96936T1 (de) | 1993-11-15 |
EP0348111A2 (de) | 1989-12-27 |
US4870622A (en) | 1989-09-26 |
EP0348111A3 (de) | 1991-07-24 |
DE68910391T2 (de) | 1994-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68910391D1 (de) | Verfahren zum Speicherdatenzugriff. | |
ATE115323T1 (de) | Einrichtung zum aufzeichnen und schnellen wiederauffinden von videosignalabschnitten auf einem magnetband. | |
KR930703684A (ko) | 은폐 재생을 위한 동적임의접근 기억장치 및 방법 | |
EP0293933A3 (de) | Dynamische Speicherschaltung mit einem Abfühlschema | |
ATE125058T1 (de) | Verfahren und anordnung zur adressierung eines seitenmodus-speichers in einem computersystem. | |
DE69131205D1 (de) | Sourcefolger speicherzelle und verbesserte verfahren und anordnung für iteraktives schreiben in integrierte schaltung für signalaufnahme und wiedergabe | |
DE68915800D1 (de) | Behandlung eines Datenspeicherraums auf einem Aufzeichnungsträger mit grosser Kapazität. | |
EP0195445A3 (en) | Semiconductor memory device with an error correction function | |
KR890012304A (ko) | 데이타 저장 및 검색 방법 | |
SE8402598D0 (sv) | Databehandlingssystem | |
DE3587461D1 (de) | Schaltung zum modifizieren von daten in einem anzeigespeicher. | |
EP0280882A3 (en) | Block oriented random access memory able to perform a data read, a data write and a data refresh operation in one block-access time | |
EP0340981A3 (de) | Verfahren und Anordnung zur Speicherung von Daten | |
DE69120982D1 (de) | Datenspeicher mit Cache-Speicher und Verfahren dafür | |
TW223171B (en) | Playback method and device | |
DE69317148D1 (de) | Speicheranordnung mit redundanter Speicherplattenanordnung | |
GB1468783A (en) | Memory systems | |
DE3688136D1 (de) | Verfahren zum testen und setzen von daten in einen datensatz auf einer platte in eine atomaren ein/ausgabeoperation. | |
JPS5785255A (en) | Memory storage for integrated circuit | |
ATE50653T1 (de) | Speicherzugriffsanordnung in einem zum aufnehmen eines erweiterungsspeichers geeigneten computer. | |
FI88224C (fi) | Lagringsfoerfarande foer en i en teleanlaeggning, saerskilt en telefonvaexel, insatt minnesanordning | |
DE69032757D1 (de) | Speichervorrichtung | |
MY103962A (en) | Multiport memory | |
KR940022584A (ko) | 랜덤 억세스 메모리 | |
WO1989009471A3 (en) | Memory selftest method and apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |