DK264287A - Pagineret lager til en databehandlingsenhed - Google Patents
Pagineret lager til en databehandlingsenhedInfo
- Publication number
- DK264287A DK264287A DK264287A DK264287A DK264287A DK 264287 A DK264287 A DK 264287A DK 264287 A DK264287 A DK 264287A DK 264287 A DK264287 A DK 264287A DK 264287 A DK264287 A DK 264287A
- Authority
- DK
- Denmark
- Prior art keywords
- memory
- page
- select
- mode operation
- paginated
- Prior art date
Links
- 230000004913 activation Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
- G11C7/1021—Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- Debugging And Monitoring (AREA)
- Memory System (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US77881585 | 1985-09-23 | ||
| US06/778,815 US4823324A (en) | 1985-09-23 | 1985-09-23 | Page mode operation of main system memory in a medium scale computer |
| PCT/US1986/001826 WO1987001858A2 (en) | 1985-09-23 | 1986-09-08 | Memory system with page mode operation |
| US8601826 | 1986-09-08 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| DK264287D0 DK264287D0 (da) | 1987-05-25 |
| DK264287A true DK264287A (da) | 1987-05-25 |
| DK170584B1 DK170584B1 (da) | 1995-10-30 |
Family
ID=25114468
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DK264287A DK170584B1 (da) | 1985-09-23 | 1987-05-25 | Pagineret lager til en databehandlingsenhed og fremgangsmåde til drift af denne |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US4823324A (da) |
| EP (1) | EP0238550B1 (da) |
| JP (1) | JP2595220B2 (da) |
| AU (1) | AU583950B2 (da) |
| CA (1) | CA1258910A (da) |
| DE (1) | DE3676488D1 (da) |
| DK (1) | DK170584B1 (da) |
| WO (1) | WO1987001858A2 (da) |
| ZA (1) | ZA866857B (da) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1988009995A1 (en) * | 1987-06-02 | 1988-12-15 | Hughes Aircraft Company | Pipeline memory structure |
| GB2215498A (en) * | 1988-02-01 | 1989-09-20 | Tsb International Inc | Expandable reconfigurable memory circuit |
| US5724540A (en) * | 1988-03-28 | 1998-03-03 | Hitachi, Ltd. | Memory system having a column address counter and a page address counter |
| US5335336A (en) * | 1988-03-28 | 1994-08-02 | Hitachi, Ltd. | Memory device having refresh mode returning previous page address for resumed page mode |
| US5239638A (en) * | 1988-12-30 | 1993-08-24 | Intel Corporation | Two strobed memory access |
| GB8907933D0 (en) * | 1989-04-08 | 1989-05-24 | Macdonald Neal H | Control system for an array of circuit modules |
| US4967397A (en) * | 1989-05-15 | 1990-10-30 | Unisys Corporation | Dynamic RAM controller |
| US5113511A (en) * | 1989-06-02 | 1992-05-12 | Atari Corporation | System for dynamically providing predicted high/slow speed accessing memory to a processing unit based on instructions |
| US5278967A (en) * | 1990-08-31 | 1994-01-11 | International Business Machines Corporation | System for providing gapless data transfer from page-mode dynamic random access memories |
| JPH0682339B2 (ja) * | 1990-08-31 | 1994-10-19 | インターナショナル・ビジネス・マシーンズ・コーポレイション | メモリ・アクセス・システムおよび方法 |
| US5479640A (en) * | 1990-08-31 | 1995-12-26 | International Business Machines Corporation | Memory access system including a memory controller with memory redrive circuitry |
| JPH07281948A (ja) * | 1994-04-06 | 1995-10-27 | Mitsubishi Electric Corp | メモリ制御装置 |
| JPH07334416A (ja) * | 1994-06-06 | 1995-12-22 | Internatl Business Mach Corp <Ibm> | コンピュータ・システムにおけるページ・モード・メモリの初期設定の方法および手段 |
| US6209071B1 (en) | 1996-05-07 | 2001-03-27 | Rambus Inc. | Asynchronous request/synchronous data dynamic random access memory |
| WO1999019874A1 (en) | 1997-10-10 | 1999-04-22 | Rambus Incorporated | Power control system for synchronous memory device |
| US6009019A (en) * | 1998-02-05 | 1999-12-28 | S3 Incorporated | Real time DRAM eliminating a performance penalty for crossing a page boundary |
| DE102013012259B3 (de) | 2013-07-24 | 2014-10-09 | Airbus Defence and Space GmbH | Aluminium-Werkstoff mit verbesserter Ausscheidungshärtung, Verfahren zu dessen Herstellung und Verwendung des Aluminium-Werkstoffes |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4183095A (en) * | 1978-09-01 | 1980-01-08 | Ncr Corporation | High density memory device |
| JPS57132256A (en) * | 1981-02-09 | 1982-08-16 | Sony Corp | Memory device |
| US4541090A (en) * | 1981-06-09 | 1985-09-10 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device |
| JPS57208686A (en) * | 1981-06-16 | 1982-12-21 | Fujitsu Ltd | Semiconductor storage device |
| JPH0632217B2 (ja) * | 1981-06-29 | 1994-04-27 | 富士通株式会社 | 半導体記憶装置 |
| JPS59135695A (ja) * | 1983-01-24 | 1984-08-03 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JPS59144966A (ja) * | 1983-02-08 | 1984-08-20 | Nec Corp | デ−タ処理装置 |
| JPS6134793A (ja) * | 1984-07-27 | 1986-02-19 | Hitachi Ltd | ダイナミツクメモリ装置における診断及びエラ−訂正装置 |
-
1985
- 1985-09-23 US US06/778,815 patent/US4823324A/en not_active Expired - Lifetime
-
1986
- 1986-09-08 JP JP61504825A patent/JP2595220B2/ja not_active Expired - Fee Related
- 1986-09-08 EP EP86905621A patent/EP0238550B1/en not_active Expired - Lifetime
- 1986-09-08 WO PCT/US1986/001826 patent/WO1987001858A2/en active IP Right Grant
- 1986-09-08 AU AU63366/86A patent/AU583950B2/en not_active Ceased
- 1986-09-08 DE DE8686905621T patent/DE3676488D1/de not_active Expired - Lifetime
- 1986-09-09 ZA ZA866857A patent/ZA866857B/xx unknown
- 1986-09-18 CA CA000518475A patent/CA1258910A/en not_active Expired
-
1987
- 1987-05-25 DK DK264287A patent/DK170584B1/da active
Also Published As
| Publication number | Publication date |
|---|---|
| DK264287D0 (da) | 1987-05-25 |
| JPS63501045A (ja) | 1988-04-14 |
| CA1258910A (en) | 1989-08-29 |
| US4823324A (en) | 1989-04-18 |
| WO1987001858A2 (en) | 1987-03-26 |
| EP0238550A1 (en) | 1987-09-30 |
| DK170584B1 (da) | 1995-10-30 |
| AU6336686A (en) | 1987-04-07 |
| JP2595220B2 (ja) | 1997-04-02 |
| AU583950B2 (en) | 1989-05-11 |
| ZA866857B (en) | 1987-04-29 |
| EP0238550B1 (en) | 1991-01-02 |
| DE3676488D1 (de) | 1991-02-07 |
| WO1987001858A3 (en) | 1987-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DK264287A (da) | Pagineret lager til en databehandlingsenhed | |
| KR950006853A (ko) | 소정의 뱅크 형태로 세트하여 인에이블하는 복수개의 뱅크를 갖는 반도체 메모리 | |
| ATE283515T1 (de) | Speichererweiterungsmodul mit einer vielzahl von speicherbanken und einer banksteuerungschaltung | |
| DE69329927D1 (de) | Bildausgabevorrichtung | |
| KR840000838A (ko) | 멀티워어드 메모리 데이타 스토리지 및 어드레싱 기법및 장치 | |
| KR890017611A (ko) | 페이지 모드 메모리에 기억된 정보를 억세스하기 위한 장치 및 방법 | |
| KR930013964A (ko) | 프로그램 가능한 메모리 타이밍 | |
| SE8402598L (sv) | Databehandlingssystem | |
| KR920008598A (ko) | 직접 또는 인터리브모드로 메모리를 액세스하는 메모리 컨트롤러 및 이를 구비한 데이타 처리시스템 | |
| ATE186133T1 (de) | Sequentieller speicherzugriff | |
| IT1002271B (it) | Perfezionamento ai dispositivi di controllo di parita nelle memorie a semiconduttori | |
| KR870011615A (ko) | 부분 서입 제어장치 | |
| JPS5525860A (en) | Memory system | |
| CA2011632A1 (en) | Partially storing control circuit used in a memory unit | |
| DE69002399T2 (de) | Elektronischer Wegstreckenzähler. | |
| DK300888A (da) | Fremgangsmaade og indretning til udoevelse af to instruktionssekvenser i en paa forhaand fastlagt raekkefoelge. | |
| KR910019059A (ko) | 반도체 불휘발성 메모리장치 | |
| KR950025568A (ko) | 패러렐·시리얼 변환 장치 및 이것을 이용한 선형 변환 장치 | |
| KR890000991A (ko) | 전자칠판 및 전자칠판 씨스템 | |
| DE69825621D1 (de) | Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher | |
| DE68918839D1 (de) | Steuergerät für einen pipeline-adressenprüfbit-stapelspeicher. | |
| ES458285A1 (es) | Perfeccionamientos en sistemas de proceso de datos. | |
| CA2140961A1 (en) | Dual Paged Apertures | |
| DE69015371D1 (de) | Lese-/schreibe-/wiederherstellungsschaltung für speichermatrizen. | |
| JPS61184693A (ja) | 電子装置のアクセス方式 |