ZA866857B - Memory system with page mode operation - Google Patents

Memory system with page mode operation

Info

Publication number
ZA866857B
ZA866857B ZA866857A ZA866857A ZA866857B ZA 866857 B ZA866857 B ZA 866857B ZA 866857 A ZA866857 A ZA 866857A ZA 866857 A ZA866857 A ZA 866857A ZA 866857 B ZA866857 B ZA 866857B
Authority
ZA
South Africa
Prior art keywords
memory system
mode operation
page mode
page
memory
Prior art date
Application number
ZA866857A
Other languages
English (en)
Inventor
Billy Kenneth Taylor
Larry Clifford James
Original Assignee
Ncr Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ncr Co filed Critical Ncr Co
Publication of ZA866857B publication Critical patent/ZA866857B/xx

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1021—Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System (AREA)
ZA866857A 1985-09-23 1986-09-09 Memory system with page mode operation ZA866857B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/778,815 US4823324A (en) 1985-09-23 1985-09-23 Page mode operation of main system memory in a medium scale computer

Publications (1)

Publication Number Publication Date
ZA866857B true ZA866857B (en) 1987-04-29

Family

ID=25114468

Family Applications (1)

Application Number Title Priority Date Filing Date
ZA866857A ZA866857B (en) 1985-09-23 1986-09-09 Memory system with page mode operation

Country Status (9)

Country Link
US (1) US4823324A (da)
EP (1) EP0238550B1 (da)
JP (1) JP2595220B2 (da)
AU (1) AU583950B2 (da)
CA (1) CA1258910A (da)
DE (1) DE3676488D1 (da)
DK (1) DK170584B1 (da)
WO (1) WO1987001858A2 (da)
ZA (1) ZA866857B (da)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0315671A1 (en) * 1987-06-02 1989-05-17 Hughes Aircraft Company Pipeline memory structure
GB2215498A (en) * 1988-02-01 1989-09-20 Tsb International Inc Expandable reconfigurable memory circuit
US5335336A (en) * 1988-03-28 1994-08-02 Hitachi, Ltd. Memory device having refresh mode returning previous page address for resumed page mode
US5724540A (en) * 1988-03-28 1998-03-03 Hitachi, Ltd. Memory system having a column address counter and a page address counter
US5239638A (en) * 1988-12-30 1993-08-24 Intel Corporation Two strobed memory access
GB8907933D0 (en) * 1989-04-08 1989-05-24 Macdonald Neal H Control system for an array of circuit modules
US4967397A (en) * 1989-05-15 1990-10-30 Unisys Corporation Dynamic RAM controller
US5113511A (en) * 1989-06-02 1992-05-12 Atari Corporation System for dynamically providing predicted high/slow speed accessing memory to a processing unit based on instructions
JPH0682339B2 (ja) * 1990-08-31 1994-10-19 インターナショナル・ビジネス・マシーンズ・コーポレイション メモリ・アクセス・システムおよび方法
US5278967A (en) * 1990-08-31 1994-01-11 International Business Machines Corporation System for providing gapless data transfer from page-mode dynamic random access memories
US5479640A (en) * 1990-08-31 1995-12-26 International Business Machines Corporation Memory access system including a memory controller with memory redrive circuitry
JPH07281948A (ja) * 1994-04-06 1995-10-27 Mitsubishi Electric Corp メモリ制御装置
JPH07334416A (ja) * 1994-06-06 1995-12-22 Internatl Business Mach Corp <Ibm> コンピュータ・システムにおけるページ・モード・メモリの初期設定の方法および手段
US6209071B1 (en) 1996-05-07 2001-03-27 Rambus Inc. Asynchronous request/synchronous data dynamic random access memory
US6263448B1 (en) 1997-10-10 2001-07-17 Rambus Inc. Power control system for synchronous memory device
US6009019A (en) * 1998-02-05 1999-12-28 S3 Incorporated Real time DRAM eliminating a performance penalty for crossing a page boundary
DE102013012259B3 (de) 2013-07-24 2014-10-09 Airbus Defence and Space GmbH Aluminium-Werkstoff mit verbesserter Ausscheidungshärtung, Verfahren zu dessen Herstellung und Verwendung des Aluminium-Werkstoffes

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4183095A (en) * 1978-09-01 1980-01-08 Ncr Corporation High density memory device
JPS57132256A (en) * 1981-02-09 1982-08-16 Sony Corp Memory device
US4541090A (en) * 1981-06-09 1985-09-10 Matsushita Electric Industrial Co., Ltd. Semiconductor memory device
JPS57208686A (en) * 1981-06-16 1982-12-21 Fujitsu Ltd Semiconductor storage device
JPH0632217B2 (ja) * 1981-06-29 1994-04-27 富士通株式会社 半導体記憶装置
JPS59135695A (ja) * 1983-01-24 1984-08-03 Mitsubishi Electric Corp 半導体記憶装置
JPS59144966A (ja) * 1983-02-08 1984-08-20 Nec Corp デ−タ処理装置
JPS6134793A (ja) * 1984-07-27 1986-02-19 Hitachi Ltd ダイナミツクメモリ装置における診断及びエラ−訂正装置

Also Published As

Publication number Publication date
US4823324A (en) 1989-04-18
DK264287D0 (da) 1987-05-25
AU6336686A (en) 1987-04-07
CA1258910A (en) 1989-08-29
JPS63501045A (ja) 1988-04-14
EP0238550A1 (en) 1987-09-30
DK264287A (da) 1987-05-25
AU583950B2 (en) 1989-05-11
WO1987001858A3 (en) 1987-07-02
DE3676488D1 (de) 1991-02-07
DK170584B1 (da) 1995-10-30
WO1987001858A2 (en) 1987-03-26
JP2595220B2 (ja) 1997-04-02
EP0238550B1 (en) 1991-01-02

Similar Documents

Publication Publication Date Title
GB8615639D0 (en) Memory system
EP0199134A3 (en) High performance memory system
EP0217601A3 (en) Memory cell
KR880700354A (ko) 다포오트 메모리 시스템
EP0216366A3 (en) Memory card
EP0208325A3 (en) Image memory
EP0212657A3 (en) Compact storage system
GB8519991D0 (en) Memory management
GB2184577B (en) Data storage system
ZA866857B (en) Memory system with page mode operation
EP0198673A3 (en) Image memory
GB8626813D0 (en) Lead sense system
GB8622674D0 (en) Memory device
EP0186911A3 (en) Reversible memory system
GB8516151D0 (en) Paging system
GB8628711D0 (en) Portable reading system for blind
EP0463640A3 (en) Memory device
EP0162380A3 (en) Tabulating system
DE3661474D1 (en) Storage system
EP0192883A3 (en) Stack memory system
EP0220577A3 (en) Memory array
EP0196970A3 (en) Buffer memory control system
GB8625645D0 (en) Storage system
GB8507617D0 (en) Utilizing auxiliary data memory unit
GR862389B (en) Fast multi-microprocessing system