DE69825621D1 - Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher - Google Patents

Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher

Info

Publication number
DE69825621D1
DE69825621D1 DE69825621T DE69825621T DE69825621D1 DE 69825621 D1 DE69825621 D1 DE 69825621D1 DE 69825621 T DE69825621 T DE 69825621T DE 69825621 T DE69825621 T DE 69825621T DE 69825621 D1 DE69825621 D1 DE 69825621D1
Authority
DE
Germany
Prior art keywords
processor
common memory
memory
cache
mapping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69825621T
Other languages
English (en)
Inventor
James Knight
Fash Nowshadi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Conexant Systems UK Ltd
Original Assignee
Virata Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Virata Ltd filed Critical Virata Ltd
Application granted granted Critical
Publication of DE69825621D1 publication Critical patent/DE69825621D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0837—Cache consistency protocols with software control, e.g. non-cacheable data
DE69825621T 1997-11-13 1998-11-04 Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher Expired - Lifetime DE69825621D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9724033A GB2331379A (en) 1997-11-13 1997-11-13 Controlling access to a shared memory by dual mapping
PCT/GB1998/003305 WO1999026141A1 (en) 1997-11-13 1998-11-04 Method and apparatus for controlling shared memory access

Publications (1)

Publication Number Publication Date
DE69825621D1 true DE69825621D1 (de) 2004-09-16

Family

ID=10822041

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69825621T Expired - Lifetime DE69825621D1 (de) 1997-11-13 1998-11-04 Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher

Country Status (8)

Country Link
US (1) US6397305B1 (de)
EP (1) EP1031082B1 (de)
AT (1) ATE273536T1 (de)
AU (1) AU9755798A (de)
DE (1) DE69825621D1 (de)
GB (1) GB2331379A (de)
IL (1) IL135311A (de)
WO (1) WO1999026141A1 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2814555B1 (fr) * 2000-09-25 2003-02-28 Thomson Multimedia Sa Systeme et procede de gestion memoire de coherence de donnees et reseau multiprocesseur associe
US6891543B2 (en) 2002-05-08 2005-05-10 Intel Corporation Method and system for optimally sharing memory between a host processor and graphics processor
JP2004171209A (ja) * 2002-11-19 2004-06-17 Matsushita Electric Ind Co Ltd 共有メモリデータ転送装置
US7047364B2 (en) * 2003-12-29 2006-05-16 Intel Corporation Cache memory management
JP5699756B2 (ja) * 2011-03-31 2015-04-15 富士通株式会社 情報処理装置及び情報処理装置制御方法
CN109857573B (zh) * 2018-12-29 2021-03-05 深圳云天励飞技术有限公司 一种数据共享方法、装置、设备及系统

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4136386A (en) * 1977-10-06 1979-01-23 International Business Machines Corporation Backing store access coordination in a multi-processor system
US4282572A (en) * 1979-01-15 1981-08-04 Ncr Corporation Multiprocessor memory access system
US5091846A (en) * 1986-10-03 1992-02-25 Intergraph Corporation Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency
EP0288649B1 (de) * 1987-04-22 1992-10-21 International Business Machines Corporation Speichersteuersystem
US5119290A (en) * 1987-10-02 1992-06-02 Sun Microsystems, Inc. Alias address support
JPH07168763A (ja) * 1992-11-13 1995-07-04 Cyrix Corp ライトスルーキャシュ設計のシステムでのライトバックキャシュのコヒーレンシ
JP3429948B2 (ja) * 1996-04-10 2003-07-28 株式会社日立製作所 組込み型ｃｐｕ用制御装置

Also Published As

Publication number Publication date
GB2331379A (en) 1999-05-19
GB9724033D0 (en) 1998-01-14
WO1999026141A1 (en) 1999-05-27
ATE273536T1 (de) 2004-08-15
IL135311A (en) 2004-06-01
EP1031082B1 (de) 2004-08-11
AU9755798A (en) 1999-06-07
EP1031082A1 (de) 2000-08-30
IL135311A0 (en) 2001-05-20
US6397305B1 (en) 2002-05-28

Similar Documents

Publication Publication Date Title
GB2278487B (en) Improved recording apparatus and method for an arrayed recording apparatus
US20170060434A1 (en) Transaction-based hybrid memory module
MY119477A (en) Integrated circuit memory and method for transferring data using a volatile memory to buffer data for a nonvolatile memory array
KR890017611A (ko) 페이지 모드 메모리에 기억된 정보를 억세스하기 위한 장치 및 방법
KR840000838A (ko) 멀티워어드 메모리 데이타 스토리지 및 어드레싱 기법및 장치
KR960009220A (ko) 불휘발성 메모리 및 그것을 이용한 메모리카드와 정보처리장치 및 불휘발성 메모리의 소프트웨어 라이트 프로텍트 제어방법
DE69530405D1 (de) Schnappschuss von auf einem massenspeichersystem gespeicherten daten
DE60238519D1 (de) Einheit und verfahren zur speicheradressenübersetzung und bildverarbeitungsvorrichtung mit einer solchen einheit
ES486724A1 (es) Disposicion de control de configuracion de almacenaje prin- cipal para un sistema de tratamiento de datos
ATE526666T1 (de) Speicheranordnung mit einem befehl für verzögertes schreiben
KR840000835A (ko) 콤퓨터 시스템
KR960039947A (ko) 낸드형 플래쉬메모리 아이씨(ic)카드 기록장치
KR860000595A (ko) 정보처리장치를 위한 메모리액세스 제어방식
KR880011674A (ko) 캐쉬 메모리 장치
KR870011615A (ko) 부분 서입 제어장치
KR900018820A (ko) 캐시불능 어드레스 ram
KR880013073A (ko) 메모리 시스템
DE69825621D1 (de) Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher
ES8201343A1 (es) 2 mejoras en los sistemas de control para tratamiento de da-tos, para una memoria amortiguadora del sistema de permuta
ATE249643T1 (de) Symmetrisches mehrprozessorsystem mit vereinheitlichter umgebung und verteilten systemfunktionen
ES2005371A6 (es) Metodo y aparato para ejecutar dos secuencias de instrucciones en un orden predeterminado.
TW345663B (en) Semiconductor memory device
ATE180916T1 (de) Schaltungen, systeme und verfahren zur verbesserung des seitenzugriffs und der blockübertragungen in einem speichersystem
EP0863513A3 (de) Verfahren und Anordnung zum Einschreiben von Daten in einen Speicher mit garantiert begrenzter Anzahl von Umschreibungen
JP2932392B2 (ja) メモリカード

Legal Events

Date Code Title Description
8332 No legal effect for de